EP2AGX125EF35C5N Altera, EP2AGX125EF35C5N Datasheet - Page 16

IC ARRIA II GX 125K 1152FBG

EP2AGX125EF35C5N

Manufacturer Part Number
EP2AGX125EF35C5N
Description
IC ARRIA II GX 125K 1152FBG
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX125EF35C5N

Number Of Logic Elements/cells
118143
Number Of Labs/clbs
4964
Total Ram Bits
8121
Number Of I /o
452
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-FBGA
For Use With
544-2600 - KIT DEV ARRIA II GX FPGA 2AGX125
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2598-5
544-2644
544-2644
EP2AGX125EF35C5NES
EP2AGX125EF35C5NES

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX125EF35C5N
Manufacturer:
TOSHIBA
Quantity:
12 000
Part Number:
EP2AGX125EF35C5N
Manufacturer:
ALTERA21
Quantity:
144
Part Number:
EP2AGX125EF35C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX125EF35C5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX125EF35C5NES
Manufacturer:
ALTERA
0
Part Number:
EP2AGX125EF35C5NGB
Manufacturer:
ALTERA
0
1–8
Table 1–9. Bus Hold Parameters for Arria II GX Devices
Arria II Device Handbook Volume 3: Device Datasheet and Addendum
Parameter
Bus-hold
low,
sustaining
current
Bus-hold
high,
sustaining
current
Bus-hold
low,
overdrive
current
Bus-hold
high,
overdrive
current
Bus-hold
trip point
Note to
(1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.
Table
Symbol
1–9:
I
V
I
I
I
SUSH
SUSL
ODL
ODH
TRIP
0 V < V
0 V < V
Table 1–8
Table 1–8. I/O Pin Leakage Current for Arria II GZ Devices
Bus Hold
Bus hold retains the last valid logic state after the source driving it either enters the
high impedance state or is removed. Each I/O pin has an option to enable bus hold in
user mode. Bus hold is always disabled in configuration mode.
Table 1–9
V
V
I
I
(max.)
(min.)
I
OZ
Cond.
IN
IN
Symbol
V
V
CCIO
CCIO
> V
< V
IN
IN
IL
IL
<
<
lists the Arria II GZ I/O pin leakage current specifications.
lists bus hold specifications for Arria II GX devices.
Input pin
Tri-stated I/O pin
Min
0.3
–8
8
1.2
Description
–125
Max
125
0.9
0.375 1.125
Min
–12
12
1.5
(Note 1)
–175
Max
175
V
V
I
O
= 0 V to V
= 0 V to V
Conditions
0.68
Min
–30
30
1.8
CCIOMAX
CCIOMAX
–200
1.07
Max
200
V
CCIO
(V)
Chapter 1: Device Datasheet for Arria II Devices
Min
–50
0.7
50
2.5
Min
–20
–20
–300
Max
300
1.7
December 2010 Altera Corporation
Min
–70
0.8
70
Typ
3.0
–500
Electrical Characteristics
Max
500
2
Max
20
20
Min
–70
0.8
70
3.3
–500
Max
500
Unit
µA
µA
2
Unit
µA
µA
µA
µA
V

Related parts for EP2AGX125EF35C5N