EP2SGX130GF1508I4 Altera, EP2SGX130GF1508I4 Datasheet - Page 110

IC STRATIX II GX 130K 1508-FBGA

EP2SGX130GF1508I4

Manufacturer Part Number
EP2SGX130GF1508I4
Description
IC STRATIX II GX 130K 1508-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet

Specifications of EP2SGX130GF1508I4

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
734
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1508-FBGA
Family Name
Stratix II GX
Number Of Logic Blocks/elements
132540
# I/os (max)
734
Frequency (max)
732.1MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.2V
Logic Cells
132540
Ram Bits
6747840
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1508
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2174

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX130GF1508I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX130GF1508I4
Manufacturer:
ALTERA
0
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Sunon
Quantity:
1 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
PLLs and Clock Networks
Figure 2–72. Global and Regional Clock Connections from Corner Clock Pins and Fast PLL
Outputs
Notes to
(1)
(2)
2–102
Stratix II GX Device Handbook, Volume 1
Clock pins
CLK0p
CLK1p
CLK2p
CLK3p
Left Side Global and Regional
Table 2–27. Global and Regional Clock Connections from Left Side Clock Pins and Fast PLL Outputs
Clock Network Connectivity
(Part 1 of 3)
The global or regional clocks in a fast PLL’s quadrant can drive the fast PLL input. A dedicated clock input pin or
other PLL must drive the global or regional source. The source cannot be driven by internally generated logic before
driving the fast PLL.
EP2SGX30C/D and EP2SGX60C/D devices only have two fast PLLs (1 and 2); they do not contain corner fast
PLLs.
Notes
Figure
(1),
2–72:
(2)
PLL 7
PLL 8
Fast
Fast
C0
C1
C2
C3
C0
C1
C2
C3
v
v
RCLK0
RCLK4
v
v
RCLK1
RCLK5
v
v
RCLK2
RCLK6
v
v
RCLK3
RCLK7
v
GCLK0
v
GCLK1
v
GCLK2
v
GCLK3
v
Altera Corporation
v
October 2007
v
v

Related parts for EP2SGX130GF1508I4