EP2SGX130GF1508I4 Altera, EP2SGX130GF1508I4 Datasheet - Page 293

IC STRATIX II GX 130K 1508-FBGA

EP2SGX130GF1508I4

Manufacturer Part Number
EP2SGX130GF1508I4
Description
IC STRATIX II GX 130K 1508-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet

Specifications of EP2SGX130GF1508I4

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
734
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1508-FBGA
Family Name
Stratix II GX
Number Of Logic Blocks/elements
132540
# I/os (max)
734
Frequency (max)
732.1MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.2V
Logic Cells
132540
Ram Bits
6747840
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1508
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2174

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX130GF1508I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX130GF1508I4
Manufacturer:
ALTERA
0
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Sunon
Quantity:
1 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
(1)
3.3-V LVTTL
3.3-V LVCMOS
2.5 V
1.8 V
1.5-V LVCMOS
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
1.8-V HSTL Class I
1.5-V HSTL Class I
LVDS
3.3-V LVTTL
3.3-V LVCMOS
2.5 V
1.8 V
1.5-V LVCMOS
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
DDIO Column Output I/O
Table 4–101. Maximum DCD for DDIO Output on Row I/O Pins Without PLL in the Clock Path for -4 and -5
Devices
Table 4–102. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3
Devices (Part 1 of 2)
Maximum DCD (ps) for
Maximum DCD (ps) for
Row DDIO Output I/O
Table 4–101
Standard
Standard
Note (1)
assumes the input clock has zero DCD.
Note (1)
3.3/2.5V
Therefore, the DCD percentage for the output clock is from 48.4% to
51.6%.
3.3/2.5V
260
210
195
150
255
175
170
155
440
390
375
325
430
355
350
335
330
330
180
TTL/CMOS
TTL/CMOS
Input IO Standard (No PLL in the Clock Path)
Input I/O Standard (No PLL in the Clock Path)
1.8/1.5V
1.8/1.5V
380
330
315
265
370
295
290
275
495
450
430
385
490
410
405
390
385
390
180
SSTL-2
SSTL-2
2.5V
145
100
140
85
85
2.5V
65
60
55
170
120
105
160
180
90
85
80
65
60
60
SSTL/HSTL
SSTL/HSTL
1.8/1.5V
1.8/1.5V
145
100
140
160
110
100
155
180
85
85
65
60
50
95
75
70
65
70
70
HSTL12
1.2V
145
100
140
85
85
65
60
50
LVDS
3.3V
105
135
100
105
110
105
180
75
90
85
90
Unit
ps
ps
ps
ps
ps
ps
ps
ps
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps

Related parts for EP2SGX130GF1508I4