XA3S100E-4TQG144Q Xilinx Inc, XA3S100E-4TQG144Q Datasheet - Page 35

IC FPGA SPARTAN-3E 100K 144-TQFP

XA3S100E-4TQG144Q

Manufacturer Part Number
XA3S100E-4TQG144Q
Description
IC FPGA SPARTAN-3E 100K 144-TQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3E XAr
Datasheet

Specifications of XA3S100E-4TQG144Q

Number Of Logic Elements/cells
2160
Number Of Labs/clbs
240
Total Ram Bits
73728
Number Of I /o
108
Number Of Gates
100000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 125°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XA3S100E-4TQG144Q
Manufacturer:
XILINX
Quantity:
2 960
Part Number:
XA3S100E-4TQG144Q
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XA3S100E-4TQG144Q
Manufacturer:
XILINX
0
IEEE 1149.1/1553 JTAG Test Access Port Timing
Table 44: Timing for the JTAG Test Access Port
DS635 (v2.0) September 9, 2009
Product Specification
Notes:
1.
Clock-to-Output Times
T
Setup Times
T
T
Hold Times
T
T
Clock Timing
T
T
F
TCKTDO
TDITCK
TMSTCK
TCKTDI
TCKTMS
CCH
CCL
TCK
The numbers in this table are based on the operating conditions set forth in
Symbol
R
The time from the falling transition on the TCK pin
to data appearing at the TDO pin
The time from the setup of data at the TDI pin to
the rising transition at the TCK pin
The time from the setup of a logic level at the TMS
pin to the rising transition at the TCK pin
The time from the rising transition at the TCK pin
to the point when data is last held at the TDI pin
The time from the rising transition at the TCK pin
to the point when a logic level is last held at the
TMS pin
The High pulse width at the TCK pin
The Low pulse width at the TCK pin
Frequency of the TCK signal
Description
www.xilinx.com
Table
6.
Min
1.0
7.0
7.0
0
0
5
5
-
-4 Speed Grade
Max
11.0
25
-
-
-
-
-
-
Units
MHz
ns
ns
ns
ns
ns
ns
ns
35

Related parts for XA3S100E-4TQG144Q