XC2018-70PC84C Xilinx Inc, XC2018-70PC84C Datasheet
XC2018-70PC84C
Specifications of XC2018-70PC84C
Available stocks
Related parts for XC2018-70PC84C
XC2018-70PC84C Summary of contents
Page 1
XC2000 Logic Cell Array Families 2-185 Table of Contents Overview .............................................................. 2-186 XC2000 Logic Cell Array Families ........................ 2-187 Architecture ...................................................... 2-187 Programmable Interconnect ............................. 2-191 Crystal Oscillator .............................................. 2-195 Programming ................................................... 2-196 Special Configuration Functions ...................... 2-199 Master Serial ...
Page 2
... XC4000 family offers more advanced systems features, the XC2064 and XC2018 are the world’s lowest cost FPGAs, and they remain the most economical solution for all applications where the XC3020 or XC4002A features are not required ...
Page 3
... XC2064L 3.3 V 600 – 1,000 XC2018 5.0 V 1,000 - 1,500 XC2018L 3.3 V 1,000 - 1,500 The XC2000 family operates with a nominal 5.0 V supply. The XC2000L family operates with nominal 3.3 V supply. The LCA logic functions and interconnections are deter- mined by data stored in internal static-memory cells. On- chip logic provides for automatic loading of configuration data at power-up ...
Page 4
XC2000 Logic Cell Array Families The static memory cell used for the configuration memory in the Logic Cell Array has been designed specifically for high reliability and noise immunity. Based on this design, which has been patented, integrity of the ...
Page 5
Figure 2. Configuration Memory Cell edge-triggered D flip-flop and one input of a two-input multiplexer. The output of the flip-flop provides the other input to the multiplexer. The user can select either the direct input path or the registered input, ...
Page 6
... C D Figure 4. Configurable Logic Block center of the device. The XC2064 has 64 such blocks arranged in an 8-row by 8-column matrix. The XC2018 has 100 logic blocks arranged matrix. Each logic block has a combinatorial logic section, a storage element, and an internal routing and control sec- tion. Each CLB has four general-purpose inputs and D ...
Page 7
A Any B Function Variables D Q Option 1 1 Function of 4 Variables Figure 5. CLB Combinatorial Logic Options Note: Variables D and Q can not be used in the same function. storage elements are reset ...
Page 8
XC2000 Logic Cell Array Families can connect an interconnect segment to other segments to form a network. Figure 7a shows the general intercon- nect used to route a signal from one logic block to three other logic blocks. As shown, ...
Page 9
The repow- ering buffers are bidirectional, since signals must be able to propagate in either direction on a general interconnect segment. Direction controls are automatically established by the Logic Cell Array development system software. Repowering ...
Page 10
XC2000 Logic Cell Array Families GLOBAL BUFFER ...
Page 11
Direct Interconnect Direct interconnect, shown in Figure 9, provides the most efficient implementation of networks between adjacent logic or I/O blocks. Signals routed from block to block by means of direct interconnect exhibit minimum intercon- nect propagation and use minimum ...
Page 12
... Xilinx product line, but they will have different sizes and numbers of data frames. For the XC2064, configura- tion requires 12,038 bits for each device. For the XC2018, the configuration of each device requires 17,878 bits. The XC2064 uses 160 configuration data frames and the XC2018 uses 197 ...
Page 13
... Configuration Active Memory Yes Clear Is ~ 160 Cycles for the XC2064—100 to 320 µs ~ 200 Cycles for the XC2018—125 to 390 µs Figure 11. A State Diagram of the Configuration Process for Power-up and Reprogram 11111111 0010 <24-Bit Length Count> 1111 0 <Data Frame # 001> 111 0 < ...
Page 14
XC2000 Logic Cell Array Families (master High mode). This capability is provided to allow the Logic Cell Array to share external memory with another device, such as a microprocessor. For example, if the processor begins its execution from Low memory, ...
Page 15
LCA internal timing generator ( s). Note that the Clear time-out for a master-mode reprogram or abort does not have the 4 times delay of the Initialization state daisy chain is used, an external RESET is ...
Page 16
XC2000 Logic Cell Array Families Master Serial Mode IF READBACK IS * ACTIVATED, A 5-k RESISTOR IS REQUIRED IN SERIES WITH M1 DURING CONFIGURATION THE PULL-DOWN RESISTOR OVERCOMES THE INTERNAL PULL-UP, BUT IT ALLOWS ...
Page 17
Master Serial Mode Programming Switching Characteristics CCLK (Output) Serial Data In Serial DOUT (Output) Description CCLK Data In setup 2 Data In hold Notes power-up, V must rise from 2 layed by holding RESET ...
Page 18
XC2000 Logic Cell Array Families Master Parallel Mode + PWRDWN 5 k CCLK DOUT M2 HDC RCLK A15 General- Purpose A14 User I/O Pins A13 A12 Other A11 I/O Pins A10 LCA Master A9 ...
Page 19
Master Parallel Mode Programming Switching Characteristics A0-A15 (output) D0-D7 RCLK (output) CCLK (output) DOUT (output) Description RCLK From address invalid To address valid To data setup To data hold RCLK high RCLK low Note: 1. CCLK and DOUT timing are ...
Page 20
XC2000 Logic Cell Array Families Peripheral Mode ADDRESS BUS Figure 15. Peripheral Mode. Configuration data is loaded using serialized data from a microprocessor. Peripheral mode uses the trailing edge of the logic AND condition of the CS0, CS1, CS2, and ...
Page 21
Peripheral Mode Programming Switching Characteristics CSO CS1 WRT CS2 3 T CCLK OUTPUT DIN DOUT (2) (OUTPUT) Description Controls 1 Active (last active (CS0, CS1, input to first inactive) CS2, WRT) Inactive (first inactive input to last active) 2 CCLK ...
Page 22
XC2000 Logic Cell Array Families Slave Serial Mode MICRO COMPUTER PORT RESET Figure 16. Slave Serial Mode. Bit-serial configuration data are read at rising edge of the CCLK. Data on DOUT are provided on the falling edge of CCLK. Identically ...
Page 23
Program Readback Switching Characteristics DONE/PROG (Output DRT RTRIG 13 T RTCC CCLK(1) RDATA (Output) Description RTRIG PROG setup RTRIG high CCLK RTRIG setup RDATA delay Notes: 1. CCLK and DOUT timing are the same as for slave mode, ...
Page 24
XC2000 Logic Cell Array Families General LCA Switching Characteristics PWRDWN V (VALID) CC RESET M0/M1/M2 VALID DONE/PROG (I/O) USER I/O User State 10 T CLOCK Description 2 RESET M2, M1, M0 setup M2, M1, M0 hold Width—FF ...
Page 25
Performance The high performance of the Logic Cell Array results from its patented architectural features and from the use of an advanced high-speed CMOS manufacturing process. Performance may be measured in terms of minimum propagation times for logic elements. Flip-flop ...
Page 26
XC2000 Logic Cell Array Families because of the table look-up based implementation. Tim- ing is different when the combinatorial logic is used in conjunction with the storage element. For the combinato- rial logic function driving the data input of the ...
Page 27
Figure 20. Typical Power Consumption by Element GND Vcc GND Figure 21. LCA Power Distribution XC2000 1 10 Frequency (MHz) XC2000L 1 10 Frequency (MHz) independent ...
Page 28
... In a 4-input AND gate there will be 2 transitions in 16 states. Typical global clock buffer power is about 2 MHz for the XC2064 and 3 MHz for the XC2018. With a typical load of three general interconnect segments, each Configurable Logic Block output requires about 0. MHz of its output frequency ...
Page 29
DONE/PROG (D/P) DONE is an open-drain output, configurable with or with- out an internal pull-up resistor. At the completion of con- figuration, the LCA circuitry becomes active in a synchro- nous order; DONE goes active High one cycle after the ...
Page 30
XC2000 Logic Cell Array Families MASTER-SET SLAVE <0:0:0> <1:1:1> <<HIGH>> M1 (LOW) M1 (HIGH) M0 (LOW) M0 (HIGH) M2 (LOW) <<HIGH>> <<HIGH>> RCLK DIN (I) CCLK (O) CCLK (I) <<HIGH>> Note: A PLCC in a “PGA-Footprint” socket has a different ...
Page 31
... XC2018 Configuration Pin Assignments CONFIGURATION MODE: <M2:M1:M0> MASTER-SER SLAVE PERIPHERAL MASTER-HIGH <0:0:0> <1:1:1> <1:0:1> <1:1:0> GND <<HIGH>> PWRDWN (I) <<HIGH>> <<HIGH>> M1 (LOW) M1 (HIGH) M1 (LOW ) M1 (HIGH) M0 (LOW) M0 (HIGH) M0 (HIGH) M0 (LOW) M2 (LOW) M2 (HIGH) HDC (HIGH) <<HIGH>> LDC (LOW) <<HIGH>> GND <<HIGH>> ...
Page 32
... Example: Device Type Toggle Rate Component Availability PINS TYPE CODE -50 XC2064 -70 -100 -130 -33 -50 XC2018 -70 -100 -130 XC2064L XC2018L C = Commercial = Mil Temp = -55 to +125 C XC2064-70PC44C Temperature Range Number of Pins Package Type PLAST. PLAST. PLAST. PLAST. CERAM. PLCC DIP VQFP PLCC ...