MC68EC000EI20 Freescale Semiconductor, MC68EC000EI20 Datasheet - Page 336

no-image

MC68EC000EI20

Manufacturer Part Number
MC68EC000EI20
Description
IC MPU 32BIT 20MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68EC000EI20

Processor Type
M680x0 32-Bit
Speed
20MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC000EI20
Manufacturer:
FREESCALE
Quantity:
772
Part Number:
MC68EC000EI20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000EI20R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Floating Point Instructions
FDBcc
Operation:
Assembler
Syntax:
Attributes:
Description: This instruction is a looping primitive of three parameters: a floating-point
Floating-Point Status Register:
5-34
condition, a counter (data register), and a 16-bit displacement. The instruction first tests
the condition to determine if the termination condition for the loop has been met, and if
so, execution continues with the next instruction in the instruction stream. If the
termination condition is not true, the low-order 16 bits of the counter register are
decremented by one. If the result is – 1, the count is exhausted, and execution
continues with the next instruction. If the result is not equal to – 1, execution continues
at the location specified by the current value of the program counter plus the sign-
extended 16-bit displacement. The value of the program counter used in the branch
address calculation is the address of the displacement word.
The conditional specifier cc selects any one of the 32 floating- point conditional tests
as described in 3.6.2 Conditional Testing.
Condition Codes:
Quotient Byte:
Exception Byte:
Accrued Exception Byte:
M68000 FAMILY PROGRAMMER’S REFERENCE MANUAL
If Condition True
Else Dn – 1
FDBcc Dn, < label >
Unsized
Then No Operation
If Dn
Else Execute Next Instruction
Floating-Point Test Condition,
Then PC + d
Decrement, and Branch
– 1
Not affected.
Not affected.
BSUN
SNAN
OPERR
OVFL
UNFL
DZ
NEX2
INEX1
The IOP bit is set if the BSUN bit is set in the exception
byte. No other bit is affected.
(MC6888X, MC68040)
Dn
n
PC
Set if the NAN condition code is set and the
condition selected is an IEEE nonaware test.
Not Affected.
Not Affected.
Not Affected.
Not Affected.
Not Affected.
Not Affected.
Not Affected.
FDBcc
MOTOROLA

Related parts for MC68EC000EI20