MC68340AG16VE Freescale Semiconductor, MC68340AG16VE Datasheet - Page 131

• Manufacturer Part Number: MC68340AG16VE
• Description: IC MPU 32BIT 16MHZ 144-LQFP
• Manufacturer: Freescale Semiconductor

Specifications of MC68340AG16VE

• Processor Type: M683xx 32-Bit
• Speed: 16MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 144-LQFP
• Controller Family/series: 68K
• Core Size: 32 Bit
• No. Of I/o's: 16
• Cpu Speed: 16MHz
• No. Of Timers: 2
• Embedded Interface Type: UART
• Digital Ic Case Style: LQFP
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

4.3.5.2 PORT A PIN ASSIGNMENT REGISTER 2 (PPARA2). PPARA2 selects between
an address and IACK function for the port A pins. Any set bit defines the corresponding
pin to be an IACK output pin. Any cleared bit defines the corresponding pin to be an
address bit as defined in the register diagram. Any set bits in PPARA1 override the
configuration set in PPARA2. Bit 0 has no function in this register because there is no
level 0 interrupt. This register can be read or written at any time.
The IACK signals are asserted if a bit in PPARA2 is set and the CPU32 services an
external interrupt at the corresponding level. IACK
address strobes.
4.3.5.3 PORT A DATA DIRECTION REGISTER (DDRA). DDRA controls the direction of
the pin drivers when the pins are configured as I/O. Any set bit configures the
corresponding pin as an output. Any cleared bit configures the corresponding pin as an
input. This register affects only pins configured as discrete I/O. This register can be read
or written at any time.
4.3.5.4 PORT A DATA REGISTER (PORTA). PORTA affects only pins configured as
discrete I/O. A write to PORTA is stored in the internal data latch, and if any port A pin is
configured as an output, the value stored for that bit is driven on the pin. A read of PORTA
returns the value at the pin only if the pin is configured as discrete input. Otherwise, the
value read is the value stored in the internal data latch. This register can be read or written
at any time.
4-34
Upon reset, port A is configured as an input port.
PPARA2
DDRA
PORTA
RESET:
RESET:
RESET:
IACK7
(A31)
DD7
P7
Freescale Semiconductor, Inc.
0
0
U
7
7
7
For More Information On This Product,
IACK6
(A30)
DD6
P6
0
0
U
6
6
6
MC68340 USER’S MANUAL
Go to: www.freescale.com
IACK5
(A29)
DD5
P5
0
0
U
5
5
5
IACK4
(A28)
DD4
P4
NOTE:
0
0
U
4
4
4
IACK3
(A27)
DD3
P3
0
0
U
3
3
3
IACK2
Supervisor/User
Supervisor/User
Supervisor Only
(A26)
DD2
P2
0
0
U
2
2
2
signals have the same timing as
IACK1
(A25)
DD1
P1
0
0
U
1
1
1
$017
$013
$011
DD0
P0
0
0
0
U
0
0
0
MOTOROLA