ZL2106ALCF Intersil, ZL2106ALCF Datasheet - Page 19

• Manufacturer Part Number: ZL2106ALCF
• Description: 6A Digital DC-DC Converter W/ DDC - BULK50
• Manufacturer: Intersil
• Series: -r
• Type: Step-Down (Buck), PWM - Voltage Moder

Specifications of ZL2106ALCF

• Internal Switch(s): Yes
• Synchronous Rectifier: Yes
• Number Of Outputs: 1
• Voltage - Output: 0.54 V ~ 5.5 V
• Current - Output: 6A
• Frequency - Switching: 200kHz ~ 1MHz
• Voltage - Input: 4.5 V ~ 14 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 36-VFQFN Exposed Pad
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

In the ZL2106, the compensation zeros are set by configuring the
FC pin or via the I
calculated the required settings. This method eliminates the
inaccuracies due to the component tolerances associated with
using external resistors and capacitors required with traditional
analog controllers.
The loop compensation coefficients can also be set via the
I
for further details. Also refer to Application Note AN2035 for
further technical details on setting loop compensation.
Driver Dead-time Control
The ZL2106 utilizes a predetermined fixed dead-time applied
between the gate drive signals for the top and bottom MOSFETs.
In a synchronous buck converter, the MOSFET drive circuitry must
be operated such that the top and bottom MOSFETs are never in
the conducting state at the same time. This is because
potentially damaging currents flow in the circuit if both MOSFETs
are on simultaneously for periods of time exceeding a few
nanoseconds. Conversely, long periods of time in which both
MOSFETs are off reduces overall circuit efficiency by allowing
current to flow in their parasitic body diodes.
Therefore, it is advantageous to minimize the dead-time to
provide peak optimal efficiency without compromising system
reliability. The ZL2106 has optimized the dead-time for the
integrated MOSFETs to maximizing efficiency.
Power Management Functional
Description
Input Undervoltage Lockout
The input undervoltage lockout (UVLO) prevents the ZL2106 from
operating when the input falls below a preset threshold,
indicating the input supply is out of its specified range. The UVLO
threshold (V
pin according to Table 6.
The UVLO voltage can also be set to any value between 2.85V
and 16V via the I
Once an input undervoltage fault condition occurs, the device
can respond in a number of ways as follows:
2
1. Continue operating without interruption.
C/SMBus interface. Please refer to Application Note AN2033
TABLE 12. RESISTOR SETTING FOR LOOP COMPENSATION
G
33
33
33
33
33
33
33
33
33
(dB)
UVLO
0.150
0.150
0.300
0.300
0.300
0.300
0.600
0.600
0.600
) can be set to either 4.5V or 10.8V using the SS
Q
2
2
C/SMBus interface.
C/SMBus interface once the user has
115.000
25.000
25.000
69.147
41.577
69.147
41.577
69.147
41.577
fsw/fn
19
100.0
110.0
121.0
133.0
162.0
178.0
147.0
82.5
90.9
FC
(k)
ZL2106
The default response from a UVLO fault is an immediate shutdown
of the device. Please refer to Application Note AN2033 for details on
how to configure the UVLO threshold or to select specific UVLO fault
response options via the I
Output Overvoltage Protection
The ZL2106 offers an internal output overvoltage protection
circuit that can be used to protect sensitive load circuitry from
being subjected to a voltage higher than its prescribed limits. A
hardware comparator is used to compare the actual output
voltage (seen at the VSEN pin) to a threshold set to 15% higher
than the target output voltage (the default setting). If the VSEN
voltage exceeds this threshold, the PG pin will de-assert and the
device can then respond in a number of ways as follows:
The default response from an overvoltage fault is to immediately
shut down. For continuous overvoltage protection when operating
from an external clock, the only allowed response is an
immediate shutdown. Please refer to Application Note AN2033
for details on how to select specific overvoltage fault response
options via I
Output Pre-Bias Protection
An output pre-bias condition exists when an externally applied
voltage is present on a power supply’s output before the power
supply’s control IC is enabled. Certain applications require that
the converter not be allowed to sink current during start up if a
pre-bias condition exists at the output. The ZL2106 provides
pre-bias protection by sampling the output voltage prior to
initiating an output ramp.
If a pre-bias voltage lower than the target voltage exists after the
pre-configured delay period has expired, the target voltage is set
to match the existing pre-bias voltage and both drivers are
enabled. The output voltage is then ramped to the final
regulation value at the ramp rate set by the SS pin.
The actual time the output will take to ramp from the pre-bias
voltage to the target voltage will vary depending on the pre-bias
voltage but the total time elapsed from when the delay period
expires and when the output reaches its target value will match
the pre-configured ramp time (see Figure 18).
If a pre-bias voltage higher than the target voltage exists after the
pre-configured delay period has expired, the target voltage is set
to match the existing pre-bias voltage and both drivers are
enabled with a PWM duty cycle that would ideally create the pre-
bias voltage.
2. Continue operating for a given delay period, followed by
3. Initiate an immediate shutdown until the fault has been
1. Initiate an immediate shutdown until the fault has been
2. Turn off the high-side MOSFET and turn on the low-side
shutdown if the fault still exists. The device will remain in
shutdown until instructed to restart.
cleared. The user can select a specific number of retry
attempts.
cleared. The user can select a specific number of retry
attempts.
MOSFET. The low-side MOSFET remains on until the device
attempts a restart.
2
C/SMBus.
2
C/SMBus interface.
FN6852.4