M95M02-DRMN6TP STMicroelectronics, M95M02-DRMN6TP Datasheet
M95M02-DRMN6TP
Specifications of M95M02-DRMN6TP
Available stocks
Related parts for M95M02-DRMN6TP
M95M02-DRMN6TP Summary of contents
Page 1
... Halogen-free) January 2011 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. 2 Mbit serial SPI bus EEPROM with high speed clock Doc ID 18203 Rev 3 M95M02-DR Preliminary data SO8N (MN) 150 mils width WLCSP (CS) 1/42 www.st.com ...
Page 2
... Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.5 Data protection and protocol control . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5 Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 6 Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6.1 Write Enable (WREN 6.2 Write Disable (WRDI 6.3 Read Status Register (RDSR 6.3.1 2/ Operating supply voltage Device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Power-up conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 WIP bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Doc ID 18203 Rev 3 M95M02-DR ...
Page 3
... M95M02-DR 6.3.2 6.3.3 6.3.4 6.4 Write Status Register (WRSR 6.5 Read from Memory Array (READ 6.6 Read Identification Page . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 6.7 Write to Memory Array (WRITE 6.8 Write Identification Page . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 6.9 Read Lock Status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 6.10 Lock ECC (error correction code) and write cycling . . . . . . . . . . . . . . . . . . . 31 8 Power-up and delivery state ...
Page 4
... DC characteristics Table 12. AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Table 13. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Table 14. M95M02-D WLCSP package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 15. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 16. Available products (package, voltage range, temperature grade Table 17. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 ...
Page 5
... Figure 18. AC measurement I/O waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Figure 19. Serial input timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Figure 20. Hold timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Figure 21. Serial output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Figure 22. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline . . . . . . . 38 Figure 23. M95M02-D WLCSP package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Doc ID 18203 Rev 3 List of figures 5/42 ...
Page 6
... They are accessed by a high speed SPI-compatible bus. Their memory array is organized as 262 144 × 8 bits. It can also be seen as 1024 pages of 256 bytes each. The M95M02-DR devices also offer an additional page, named the Identification Page (256 bytes) which can be written and (later) permanently locked in Read-only mode. This ...
Page 7
... M95M02-DR Figure 2. SO8N connections 1. See Section 11: Package mechanical data M95xxx HOLD for package dimensions, and how to identify pin-1. Doc ID 18203 Rev 3 Description AI01790D 7/42 ...
Page 8
... Input (D) and Serial Clock (C) are Don’t Care. To start the Hold condition, the device must be selected, with Chip Select (S) driven low. 8/42 must be held stable and within the specified valid range: CC Table 11). These signals are described next. Doc ID 18203 Rev 3 M95M02- ...
Page 9
... M95M02-DR 2.6 Write Protect (W) The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register). This pin must be driven either high or low, and must be stable during all write instructions. ...
Page 10
... S line is pulled high). This ensures that S and C do not become high at the same time, and so, that the t 10/ SPI Memory SPI Memory R Device Device HOLD requirement is met. SHCH Doc ID 18203 Rev 3 M95M02- SPI Memory R Device S W HOLD W HOLD AI12836b ...
Page 11
... M95M02-DR 3.1 SPI modes These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes: ● CPOL=0, CPHA=0 ● CPOL=1, CPHA=1 For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C). ...
Page 12
... CC CC Table 8. (min), V (max)] range defined rises continuously from V CC and the rise time must not vary faster than 1 V/µs. Doc ID 18203 Rev 3 M95M02-DR CC Table 8.). This voltage ). In order to secure a W line with a suitable CC /V package pins reaches a valid and stable V ...
Page 13
... M95M02-DR 4.1.4 Power-down During power-down (continuous decrease in the V V operating voltage defined in CC ● deselected (Chip Select S should be allowed to follow the voltage applied on V ● in Standby Power mode (there should not be any internal write cycle in progress). 4.2 Active Power and Standby Power modes When Chip Select (S) is low, the device is selected, and in the Active Power mode ...
Page 14
... SPI bus. Table 2. Write-protected block size Status Register bits BP1 14/42 Section 6.3: Read Status Register (RDSR) Protected block BP0 0 none 1 Upper quarter 0 Upper half 1 Whole memory Doc ID 18203 Rev 3 M95M02-DR for a Array addresses protected none 3 0000h - 3 FFFFh 2 0000h - 3 FFFFh 0 0000h - 3 FFFFh ...
Page 15
... M95M02-DR 5 Memory organization The memory is organized as shown in Figure 6. Block diagram HOLD Figure 6. High Voltage Control Logic I/O Shift Register Address Register and Counter Doc ID 18203 Rev 3 Memory organization Generator Data Register Status Register 1 Page X Decoder Size of the Read only EEPROM area ...
Page 16
... Write to Memory Array Writes the page dedicated to identification Reads the lock status of the Identification Page Locks the Identification page in read-only mode 7, to send this instruction to the device, Chip Select (S) is driven low, Doc ID 18203 Rev 3 M95M02-DR Table 3. Table 3), the device automatically Instruction format ...
Page 17
... M95M02-DR Figure 7. Write Enable (WREN) sequence Instruction High Impedance Doc ID 18203 Rev 3 Instructions AI02281E 17/42 ...
Page 18
... The Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events: ● Power-up ● WRDI instruction execution ● WRSR instruction completion ● WRITE instruction completion. Figure 8. Write Disable (WRDI) sequence 18/ send this instruction to the device, Chip Select (S) is driven low Instruction High Impedance Doc ID 18203 Rev 3 M95M02-DR 7 AI03750D ...
Page 19
... M95M02-DR 6.3 Read Status Register (RDSR) The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress. When one of these cycles is in progress recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device ...
Page 20
... Instructions Figure 9. Read Status Register (RDSR) sequence High Impedance Q 20/ Instruction Status Register Out MSB Doc ID 18203 Rev 3 M95M02-DR Status Register Out MSB 7 AI02031E ...
Page 21
... M95M02-DR 6.4 Write Status Register (WRSR) The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL) ...
Page 22
... BP0 bits can be changed Status Register is Hardware write protected The values in the BP1 and (HPM) BP0 bits cannot be changed Table 4. Doc ID 18203 Rev 3 M95M02-DR Memory content (1) Protected area Unprotected area Ready to accept Write Protected Write instructions Ready to accept Write Protected Write instructions ...
Page 23
... M95M02-DR Regardless of the order of the two events, the Hardware Protected Mode (HPM) can be entered: ● by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (W) low ● driving Write Protect (W) low after setting the Status Register Write Disable (SRWD) bit. ...
Page 24
... Bits A23 to A18 are Don’t Care. 24/42 11, to send this instruction to the device, Chip Select (S) is first driven Instruction 24-bit address MSB 6, the most significant address bits are Don’t Care. (1) M95M02-DR A17-A0 Doc ID 18203 Rev Data Out MSB M95M02-DR Data Out 2 7 AI13878 ...
Page 25
... M95M02-DR 6.6 Read Identification Page The Identification Page (256 bytes additional page which can be written and (later) permanently locked in Read-only mode. Reading this page is achieved with the Read Identification Page instruction (see The Chip Select signal (S) is first driven low, the bits of the instruction byte and address bytes are then shifted in, on Serial Data input (D) ...
Page 26
... Instruction 24-bit address High Impedance 6, the most significant address bits are Don’t Care. Doc ID 18203 Rev 3 (as specified in Table 12), at the end of Figure 14, the next byte of (as specified in Table Data byte M95M02-DR 12), at the 39 0 AI13879 ...
Page 27
... M95M02-DR Figure 14. Page Write (WRITE) sequence shown in Table Instruction 24-bit address Data byte 2 Data byte the most significant address bits are Don’t Care. Doc ID 18203 Rev Data byte Data byte Instructions AI13880 27/42 ...
Page 28
... Table 3), the Chip Select signal (S) is first driven low. The Table 12), at the end of which the Write in Progress (WIP) bit is 15, Chip Select (S) is driven high after the eighth bit of the data byte Doc ID 18203 Rev 3 M95M02-DR Figure 15, the next byte ...
Page 29
... M95M02-DR 6.9 Read Lock Status The Read Lock Status instruction (see locked (or not) in read-only mode. The Read Lock Status sequence is defined with the Chip Select (S) first driven low. The bits of the instruction byte and address bytes are then shifted in on Serial Data input (D). Address bit A10 must be 1, all other address bits are Don't Care. ...
Page 30
... Chip Select (S) being driven high byte boundary (after the eighth bit, b0, of the last data byte that was latched in) ● if the Identification page is locked by the Lock Status bit Figure 17. Lock ID sequence 30/42 Doc ID 18203 Rev 3 M95M02-DR ...
Page 31
... ECC (error correction code) and write cycling The M95M02-DR devices offer an ECC (error correction code) logic which compares each 4-byte word with its associated 6 EEPROM bits of ECC result single bit out of 4 bytes of data happens to be erroneous during a read operation, the ECC detects it and replaces it by the correct value ...
Page 32
... European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU 2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500, R2=500) 32/42 Table 7 may cause permanent damage to Parameter (2) Doc ID 18203 Rev 3 M95M02-DR Min. Max. Unit –40 130 °C –65 150 ° ...
Page 33
... M95M02- and AC parameters This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters ...
Page 34
... SS CC 1.8 V V < 2 2.5 V V 5 1.8 V V < 2 2.5 V V 5 1.8 V V < 2 2.5 V V 5 0. –0 –0 – Doc ID 18203 Rev 3 M95M02-DR Min Max Unit µA 5 µA 5 µA –0.45 0. –0. 0.3 V 0 ...
Page 35
... M95M02-DR Table 12. AC characteristics Symbol Alt SCK t t SLCH CSS1 t t SHCH CSS2 t t SHSL CHSH CSH t CHSL ( CLH ( CLL ( CLCH RC ( CHCL DVCH DSU t t CHDX DH t HHCH t HLCH t CLHL t CLHH ( SHQZ DIS ( CLQV CLQX HO ( QLQH RO ( QHQL HHQV LZ ( HLQZ must never be less than the shortest possible clock period ...
Page 36
... DC and AC parameters Figure 19. Serial input timing S tCHSL C tDVCH D Q Figure 20. Hold timing HOLD 36/42 tSLCH tCH tCHCL tCL tCHDX MSB IN High impedance tHLCH tCLHL tHLQZ Doc ID 18203 Rev 3 M95M02-DR tSHSL tCHSH tSHCH tCLCH LSB IN tHHCH tCLHH tHHQV AI01448c AI01447d ...
Page 37
... M95M02-DR Figure 21. Serial output timing S C tCLQV tCLCH tCLQX Q ADDR D LSB IN tCH tCHCL tCL tQLQH tQHQL Doc ID 18203 Rev 3 DC and AC parameters tSHSL tSHQZ AI01449f 37/42 ...
Page 38
... Doc ID 18203 Rev 45˚ c 0.25 mm GAUGE PLANE SO-A (1) inches Typ Min 0.0039 0.0492 0.0110 0.0067 0.1929 0.1890 0.2362 0.2283 0.1535 0.1496 0.0500 - 0.0098 0° 0.0157 0.0409 M95M02-DR ® Max 0.0689 0.0098 0.0189 0.0091 0.0039 0.1969 0.2441 0.1575 - 0.0197 8° 0.0500 ...
Page 39
... M95M02-DR Figure 23. M95M02-D WLCSP package outline Table 14. M95M02-D WLCSP package mechanical data Symbol (ball diam Values in inches are converted from mm and rounded to 4 decimal digits. millimeters Typ Min Max 0.295 0.265 0.325 0.225 0.210 0.240 0.090 0.065 0.115 3.556 3.536 3.576 2 ...
Page 40
... For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office. Table 16. Available products (package, voltage range, temperature grade) WCLCSP (CS) 40/42 M95M02-D ® (RoHS compliant and Halogen-free) Package SO8 (MN) Doc ID 18203 Rev 3 M95M02- M95M02-DR (1 5.5 V) Range 6 - ...
Page 41
... M95M02-DR 13 Revision history Table 17. Document revision history Date Revision 15-Nov-2010 10-Dec-2010 10-Jan-2011 1 Initial release. Updated DC and AC characteristics according to characterization test 2 results. 3 Updated ordering information. Doc ID 18203 Rev 3 Revision history Changes 41/42 ...
Page 42
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 42/42 Please Read Carefully: © 2011 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com Doc ID 18203 Rev 3 M95M02-DR ...