EPF81188AGC232-2 Altera, EPF81188AGC232-2 Datasheet - Page 26

no-image

EPF81188AGC232-2

Manufacturer Part Number
EPF81188AGC232-2
Description
Manufacturer
Altera
Datasheet

Specifications of EPF81188AGC232-2

Family Name
FLEX 8000
Number Of Usable Gates
12000
Number Of Logic Blocks/elements
1008
# Registers
1188
# I/os (max)
184
Frequency (max)
125MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
5V
Logic Cells
1008
Device System Gates
12000
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
232
Package Type
CPGA
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF81188AGC232-2
Manufacturer:
ALTERA
Quantity:
2
Part Number:
EPF81188AGC232-2
Manufacturer:
ALTERA
Quantity:
172
Part Number:
EPF81188AGC232-2
Manufacturer:
ALTERA
0
Part Number:
EPF81188AGC232-2
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF81188AGC232-2A
Manufacturer:
ALTERA
0
Part Number:
EPF81188AGC232-2B
Manufacturer:
ALTERA
0
Part Number:
EPF81188AGC232-2H
Manufacturer:
ALTERA
0
FLEX 8000 Programmable Logic Device Family Data Sheet
26
Generic Testing
f
For detailed information on JTAG operation in FLEX 8000 devices, refer to
Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera
Devices).
Each FLEX 8000 device is functionally tested and specified by Altera.
Complete testing of each configurable SRAM bit and all logic
functionality ensures 100% configuration yield. AC test measurements for
FLEX 8000 devices are made under conditions equivalent to those shown
in
during all stages of the production flow.
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
JCP
JCH
JCL
JPSU
JPH
JPCO
JPZX
JPXZ
JSSU
JSH
JSCO
JSZX
JSXZ
Table 8. JTAG Timing Parameters & Values
Figure
TCK clock period
TCK clock high time
TCK clock low time
JTAG port setup time
JTAG port hold time
JTAG port clock to output
JTAG port high-impedance to valid output
JTAG port valid output to high-impedance
Capture register setup time
Capture register hold time
Update register clock to output
Update register high-impedance to valid output
Update register valid output to high-impedance
15. Designers can use multiple test patterns to configure devices
Parameter
Altera Corporation
EPF8282A
EPF8282AV
EPF8636A
EPF8820A
EPF81500A
Min
100
50
50
20
45
20
45
Max
25
25
25
35
35
35
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EPF81188AGC232-2