EPF81188AGC232-2 Altera, EPF81188AGC232-2 Datasheet - Page 62

• Manufacturer Part Number: EPF81188AGC232-2
• Manufacturer: Altera

Specifications of EPF81188AGC232-2

• Family Name: FLEX 8000
• Number Of Usable Gates: 12000
• Number Of Logic Blocks/elements: 1008
• # Registers: 1188
• # I/os (max): 184
• Frequency (max): 125MHz
• Process Technology: CMOS
• Operating Supply Voltage (typ): 5V
• Logic Cells: 1008
• Device System Gates: 12000
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Pin Count: 232
• Package Type: CPGA
• Lead Free Status / Rohs Status: Not Compliant

FLEX 8000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10) Unused dedicated inputs should be tied to ground on the board.
(11) SDOUT does not exist in the EPF8636GC192 device.
(12) These pins are no connect (N.C.) pins for EPF8636A devices only. They are user I/O pins in EPF8820A devices.
(13) EPF8636A devices have 132 user I/O pins; EPF8820A devices have 148 user I/O pins.
(14) For EPF81500A devices, these pins are dedicated JTAG pins and are not available as user I/O pins. If JTAG BST is
Revision
History
62
Perform a complete thermal analysis before committing a design to this device package. See
(Evaluating Power for Altera Devices)
This pin is a dedicated pin and is not available as a user I/O pin.
SDOUT will drive out during configuration. After configuration, it may be used as a user I/O pin. By default, the
MAX+PLUS II software will not use SDOUT as a user I/O pin; the user can override the MAX+PLUS II software and
use SDOUT as a user I/O pin.
If the device is not configured to use the JTAG BST circuitry, this pin is available as a user I/O pin.
JTAG pins are available for EPF8636A devices only. These pins are dedicated user I/O pins.
If this pin is used as an input in user mode, ensure that it does not toggle before or during configuration.
TRST is a dedicated input pin for JTAG use. This pin must be grounded if JTAG BST is not used.
Pin 52 is a V
The user I/O pin count includes dedicated input pins and all I/O pins.
not used, TDI, TCK, TMS, and TRST should be tied to GND.
CC
pin on EPF8452A devices only.
The information contained in the FLEX 8000 Programmable Logic Device
Family Data Sheet version 11.1 supersedes information published in
previous versions. The FLEX 8000 Programmable Logic Device Family Data
Sheet version 11.1 contains the following change: minor textual updates.
for more information.
Application Note 74
Altera Corporation