MACH120-15JC Lattice, MACH120-15JC Datasheet - Page 6

no-image

MACH120-15JC

Manufacturer Part Number
MACH120-15JC
Description
CPLD MACH 1 Family 48 Macro Cells 66.6MHz EECMOS Technology 5V 68-Pin PLCC
Manufacturer
Lattice
Datasheet

Specifications of MACH120-15JC

Package
68PLCC
Family Name
MACH 1
Maximum Propagation Delay Time
15 ns
Number Of User I/os
48
Number Of Logic Blocks/elements
4
Typical Operating Supply Voltage
5 V
Maximum Operating Frequency
66.6 MHz
Number Of Product Terms Per Macro
12
Re-programmability Support
Yes
Operating Temperature
0 to 70 °C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MACH120-15JC
Quantity:
5 510
Part Number:
MACH120-15JC
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
MACH120-15JC-18JI
Manufacturer:
AMD
Quantity:
5 510
Part Number:
MACH120-15JC-18JI
Manufacturer:
LATTICE
Quantity:
20 000
FUNCTIONAL DESCRIPTION
The MACH120 consists of four PAL blocks connected by a switch matrix. There are 48 I/O pins
and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four
PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as
dedicated inputs.
The PAL Blocks
Each PAL block in the MACH120 (Figure 1) contains a 48-product-term logic array, a logic allocator,
12 macrocells and 12 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes
enable, the 12 I/O cells are divided into 2 banks of 6 macrocells. Each bank is allocated two of
the output enable product terms.
An asynchronous reset product term and an asynchronous preset product term are provided for
flip-flop initialization. All flip-flops within the PAL block are initialized together.
The Switch Matrix
The MACH120 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each
PAL block provides 12 internal feedback signals and 12 I/O feedback signals. The switch matrix
distributes these signals back to the PAL blocks in an efficient manner that also provides for high
the PAL block look effectively like an independent “PALCE26V12”.
There are four additional output enable product terms in each PAL block. For purposes of output
performance. The design software automatically configures the switch matrix when fitting a design
into the device.
The Product-Term Array
The MACH120 product-term array consists of 48 product terms for logic use, and 6 special-purpose
product terms. Four of the special-purpose product terms provide programmable output enable, one
provides asynchronous reset, and one provides asynchronous preset. Two of the output enable
product terms are used for the first six I/O cells; the other two control the last six macrocells.
The Logic Allocator
The logic allocator in the MACH120 takes the 48 logic product terms and allocates them to the
12 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design
software automatically configures the logic allocator when fitting the design into the device.
Table 1 illustrates which product term clusters are available to each macrocell within a PAL
block. Refer to Figure 1 for cluster and macrocell numbers.
Output Macrocell
M
M
M
M
M
M
0
1
2
3
4
5
Available
C
C
C
C
C
Clusters
0
1
2
3
4
C
, C
, C
, C
, C
, C
0
, C
Table 1. Logic Allocation
1
2
3
4
5
, C
, C
, C
, C
, C
1
2
3
4
5
6
MACH120-12/15
Output Macrocell
M
M
M
M
M
M
10
11
6
7
8
9
C
C
Available
C
C
C
Clusters
9
8
C
5
6
7
, C
, C
, C
, C
, C
10
10
, C
9
6
7
8
, C
, C
, C
, C
, C
11
10
7
8
9
11
7

Related parts for MACH120-15JC