HDMP-0450 Agilent Technologies, Inc., HDMP-0450 Datasheet
HDMP-0450
Specifications of HDMP-0450
Available stocks
Related parts for HDMP-0450
HDMP-0450 Summary of contents
Page 1
... FM_NODE[n] and TO_NODE[n] pins to accommodate any number of hard disks (see Figure 3). The unused cells in the HDMP-0450 may be bypassed by using pulldown resistors on the BYPASS[n]- pins for these cells. An HDMP-0450 may also be configured as five 1:1 buffers, as two 2:1 multiplexers two 1:2 buffers ...
Page 2
... Buffered Line Logic (BLL) circuit that has on-chip source termination external bias resistors are required. The BLL outputs on the HDMP-0450 are of equal strength and can drive in lengthy FR-4 PCB trace. Unused outputs should not be left unconnected. Ideally, unused ...
Page 3
... HARD DISK B HARD DISK C SERDES SERDES SERDES EQU TTL EQU TTL EQU TTL BLL BLL BLL Figure 3. Connection diagram for multiple HDMP-0450s. 3 HARD DISK C HARD DISK D SERDES TTL EQU TTL BLL BLL HARD DISK D SERDES EQU TTL EQU TTL EQU TTL ...
Page 4
I/O Type Definitions I/O Type Definition I-LVTTL LVTTL Input O-LVTTL LVTTL Output HS_OUT High Speed Output. LVPECL Compatible HS_IN High Speed Input C External Circuit Note S Power Supply or Ground Pin Definitions Pin Name Pin Pin Type Pin Description ...
Page 5
Pin Definitions, continued GND 01 S Ground: Normally 0 volts. See Figure 9 for Recommended Power Supply Filtering VCCHS[ High Speed Supply: Normally 3.3 volts. Used only for high-speed ...
Page 6
AC Electrical Specifications Symbol Parameter T Total Loop Latency from FM_NODE[0] to TO_NODE[0] LOOP_LAT T Per Cell Latency from FM_NODE[4] to TO_NODE[0] CELL_LAT t Input LVTTL Rise Time Requirement, 0 ...
Page 7
Simplified I/O Cells O_LVTTL V CC ESD PROTECTION GND Figure 5. O-LVTTL and I-LVTTL simplified circuit schematic. HS_OUT 75 ESD PROTECTION NOTE: FM_NODE[n] INPUTS SHOULD NEVER BE CONNECTED TO GROUND AS PERMANENT DAMAGE TO THE DEVICE MAY RESULT. Figure 6. ...
Page 8
... TOP VIEW ALL DIMENSIONS ARE IN MILLIMETERS PART NUMBER HDMP-0450 TOLERANCE Figure 7. HDMP-0450 package drawing. 8 for this device is 57 C/W is measured on a standard 3x3” FR4 PCB in a still air environment Details Plastic 85% Tin, 15% Lead 200-800 micro-inches 0.33 mm max. 0.10 mm max ...
Page 9
... Pin Diagram and Recommended Supply Filtering GND FM_NODE [1]– 3 FM_NODE [1 HS[ TO_NODE [1]– 6 TO_NODE [1]+ 7 GND 8 FM_NODE [0]– 9 FM_NODE [0 GND Figure 8. HDMP-0450 package layout and marking, top view GND GND GND Figure 9. Recommended power supply filtering GND TO_NODE[4]+ 30 TO_NODE[4]– Agilent ...
Page 10
... China: 10800 650 0017 Hong Kong: (+65) 6271 2451 India, Australia, New Zealand: (+65) 6271 2394 Japan: (+81 3) 3335-8152(Domestic/Interna- tional), or 0120-61-1280(Domestic Only) Korea: (+65) 6271 2194 Malaysia, Singapore: (+65) 6271 2054 Taiwan: (+65) 6271 2654 Data subject to change. Copyright © 2002 Agilent Technologies, Inc. August 26, 2002 5988-7490EN ...