HDMP-1536A

Manufacturer Part NumberHDMP-1536A
Description1.0625 GBd Fibre Channel 10x10 mm QFP Transceiver Chip (Recommend HDMP-1636A for new designs)
ManufacturerAgilent Technologies, Inc.
HDMP-1536A datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
Page 1/16

Download datasheet (244Kb)Embed
Next
Fibre Channel Transceiver Chip
Technical Data
Features
• ANSI X3.230-1994 Fibre
Channel Compatible (FC-0)
• Supports Full Speed
(1062.5 MBd) Fibre Channel
• Compatible with “Fibre
Channel 10-Bit Interface”
Specification
• Low Power Consumption,
630 mW
• Transmitter and Receiver
Functions Incorporated onto
a Single IC
• Auto Frequency Lock
• Small Package Profile
HDMP-1536A, 10x10 mm
QFP
HDMP-1546A, 14x14 mm
QFP
• 10-Bit Wide Parallel TTL
Compatible I/Os
• Single +3.3 V Power Supply
• 5 Volt Tolerant I/Os
• 2 kV ESD Protection on All Pins
Applications
• 1062.5 MBd Fibre Channel
Interface
• FC Interface for Disk Drives
and Arrays
• Mass Storage System I/O
Channel
• Work Station/Server I/O
Channel
• High Speed Proprietary
Interface
• High Speed Backplane
Interface
Description
The HDMP-1536/46A transceiver
is a single silicon bipolar
integrated circuit packaged in a
plastic QFP package. It provides
a low-cost, low-power physical
layer solution for 1062.5 MBd
Fibre Channel or proprietary link
interfaces. It provides complete
FC-0 functionality for copper
transmission, incorporating both
the Fibre Channel FC-0 transmit
and receive functions into a
single device.
This chip is used to build a high-
speed interface (as shown in
Figure 1) while minimizing board
space, power, and cost. It is
compatible with both the ANSI
X3.230-1994/AM 1 - 1996
document and the “Fibre Channel
10-bit Interface” specification.
The transmitter section accepts
10-bit wide parallel TTL data and
multiplexes this data into a high-
speed serial data stream. The
parallel data is expected to be
8B/10B encoded data, or
equivalent. This parallel data is
latched into the input register of
HDMP-1536A Transceiver
HDMP-1546A Transceiver
the transmitter section on the
rising edge of the 106.25 MHz
reference clock (used as the
transmit byte clock).
The transmitter section’s PLL
locks to this user supplied 106.25
MHz byte clock. This clock is
then multiplied by 10, to generate
the 1062.5 MHz serial signal
clock used to generate the high-
speed output. The high-speed
outputs are capable of interfacing
directly to copper cables for
electrical transmission or to a
separate fiber-optic module for
optical transmission.
The receiver section accepts a
serial electrical data stream at
1062.5 MBd and recovers the
original 10-bit wide parallel data.
The receiver PLL locks onto the
incoming serial signal and

HDMP-1536A Summary of contents