X25020 Intersil Corporation, X25020 Datasheet
X25020
Available stocks
Related parts for X25020
X25020 Summary of contents
Page 1
... PROM with Block Lock DESCRIPTION The X25020 is a CMOS 2048-bit serial E nally organized as 256 x 8. The X25020 features a serial interface and software protocol allowing operation on a simple three-wire bus. The bus signals are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. ...
Page 2
... When WP is held HIGH, all functions, including nonvola- tile writes operate normally. WP going LOW while CS is still LOW will interrupt a write to the X25020. If the internal write cycle has already been initiated, WP going LOW will have no affect on a write. ...
Page 3
... WIP are read-only and automatically set by other operations. The Write-In-Process (WIP) bit indicates whether the X25020 is busy with a write operation. When set to a “1”, a write is in progress, when set to a “0”, no write is in progress. During a write, all other bits are set to “1”. ...
Page 4
... CS must go LOW and remain LOW for the duration of the operation. The host may continue to write bytes of data to the X25020. The only restriction is that the 4 bytes must reside on the same page. If the address counter reaches the end of the page and the clock continues, the counter will “ ...
Page 5
... X25020 Operational Notes The X25020 powers-up in the following state: • The device is in the low power standby state. • A HIGH to LOW transition required to enter an active state and receive an instruction. • SO pin is high impedance. • The “write enable” latch is reset. ...
Page 6
... X25020 Figure 3. Write Enable Latch Sequence CS SCK SI SO Figure 4. Byte Write Operation Sequence SCK INSTRUCTION SI HIGH IMPEDANCE HIGH IMPEDANCE BYTE ADDRESS 3834 ILL F05 ...
Page 7
... X25020 Figure 5. Page Write Operation Sequence SCK INSTRUCTION SCK DATA BYTE Figure 6. Write Status Register Operation Sequence CS 0 SCK SI HIGH IMPEDANCE ...
Page 8
... – 0 5V. CC Test 8 Limits X25020 5V 10% X25020– 5.5V X25020–2.7 2.7V to 5.5V Test Conditions SCK = V x 0.1/V x 0.9 @ 1MHz Open OUT SS CC ...
Page 9
... X25020 EQUIVALENT A.C. LOAD CIRCUIT 2.16K OUTPUT 3.07K A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified) Data Input Timing Symbol Parameter f Clock Frequency SCK t Cycle Time CYC CS Lead Time t LEAD CS Lag Time t LAG t Clock HIGH Time WH t Clock LOW Time ...
Page 10
... X25020 Serial Output Timing CS SCK MSB OUT ADDR SI LSB IN Serial Input Timing CS t LEAD SCK MSB IN HIGH IMPEDANCE CYC MSB–1 OUT LAG DIS LSB OUT 3834 FHD F09 LAG t FI LSB IN ...
Page 11
... X25020 Hold Timing CS SCK SO SI HOLD SYMBOL TABLE WAVEFORM INPUTS Must be steady May change from LOW to HIGH May change from HIGH to LOW Don’t Care: Changes Allowed N/A 11 3834 FHD F11 OUTPUTS Will be steady Will change ...
Page 12
... X25020 PACKAGING INFORMATION HALF SHOULDER WIDTH ON ALL END PINS OPTIONAL 0.015 (0.38) TYP. 0.010 (0.25) NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH 8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P 0.430 (10.92) 0.360 (9.14) PIN 1 INDEX PIN 1 0.300 (7.62) REF. SEATING PLANE 0.150 (3.81) 0.125 (3.18) ...
Page 13
... X25020 PACKAGING INFORMATION 8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S PIN 1 INDEX 0.010 (0.25) 0.020 (0.50) 0 – 8 0.016 (0.410) 0.037 (0.937) NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 0.150 (3.80) 0.158 (4.00) PIN 1 0.014 (0.35) 0.019 (0.49) 0.188 (4.78) 0.197 (5.00) (4X) 7 0.004 (0.19) 0.050 (1.27) 0.010 (0.25 0.0075 (0.19) 0.250" 0.010 (0.25) ...
Page 14
... Temperature Range Blank = Commercial = + Industrial = – +85 C Package P = 8-Lead Plastic DIP S = 8-Lead SOIC X25020 X Blank = 8-Lead SOIC P = 8-Lead Plastic DIP X Blank = 10%, – + 5.5V + 5.5V, – + 2.7V to 5.5V + 2.7V to 5.5V, – ...