SA-110 Intel Corporation, SA-110 Datasheet

no-image

SA-110

Manufacturer Part Number
SA-110
Description
StrongARM Microprocessor
Manufacturer
Intel Corporation
Datasheet

Specifications of SA-110

Case
QFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SA-110
Quantity:
8 831
Part Number:
SA-110
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
SA-1100
Manufacturer:
INTEL
Quantity:
15
Part Number:
SA-1100
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
SA-110K
Manufacturer:
ROHM
Quantity:
35 750
Part Number:
SA-110K
Manufacturer:
STRONGARM
Quantity:
20 000
Part Number:
SA-110S
Manufacturer:
STFONG
Quantity:
20 000
Intel
Microprocessor
Product Features
High performance
Low power
Internal phase-locked loop (PLL)
Power-management features
Big and little endian operating modes
3.3-V I/O interface
—115 Dhrystone 2.1 MIPS @ 100 MHz
—185 Dhrystone 2.1 MIPS @ 160 MHz
—192 Dhrystone 2.1 MIPS @ 166 MHz
—230 Dhrystone 2.1 MIPS @ 200 MHz
—268 Dhrystone 2.1 MIPS @ 233 MHz
—<300 mW @1.65 V/100 MHz
—<450 mW @1.65 V/160 MHz
—<700 mW @2.0 V/166 MHz
—<900 mW @2.0 V/200 MHz
—<1000 mW @2.0 V/233 MHz
—3.68- or 3.56-MHz oscillator
—Idle (power-down) mode
—Sleep (power-down) mode
®
StrongARM
The Intel
member of the StrongARM
microprocessors, is optimized for meeting embedded consumer application
and portable application requirements. Offering power-saving features,
low cost, and high performance and price/performance, the SA-110 is a
solution for high-bandwidth network switching, intelligent office machines,
storage systems, and internet appliances, as well as digital cameras, bar-
code scanners, and other emerging consumer applications. In addition, to
delivering performance requirements in a low-power design, the SA-110
offers compatibility with existing ARM™ development tools and operating
systems.
®
StrongARM
®
®
SA-110 Microprocessor (SA-110), the first
®
SA-110
family of high-performance, low-power
144-pin thin quad flat pack (TQFP)
32-way set-associative caches
32-entry MMUs
Write buffer
Memory bus
— 16 Kbyte instruction cache
— 16 Kbyte write-back data cache
— Maps 4 Kbyte, 64 Kbyte, or 1 Mbyte
— 8-entry, 16 bytes each
— Asynchronous or synchronous
— 0-33 MHz @ 100 MHz
— 0-53 MHz @ 160 MHz
— 0-53 MHz @ 166 MHz
— 0-66 MHz @ 200 MHz
— 0-66 MHz @ 233 MHz
Brief Datasheet
Order Number:
278230-004
July 1999

Related parts for SA-110

SA-110 Summary of contents

Page 1

... Offering power-saving features, low cost, and high performance and price/performance, the SA-110 is a solution for high-bandwidth network switching, intelligent office machines, storage systems, and internet appliances, as well as digital cameras, bar- code scanners, and other emerging consumer applications ...

Page 2

... Intel’s website at http://www.intel.com. Copyright © Intel Corporation, 1999 *Third-party brands and names are the property of their respective owners. ARM and the ARM Powered logo are trademarks and StrongARM is a registered trademark of ARM Limited. 2 SA-110 Brief Datasheet ...

Page 3

... Description The SA-110 is a general-purpose, 32-bit RISC microprocessor with a 16 Kbyte instruction cache (Icache Kbyte write-back data cache (Dcache); a write buffer; and a memory-management unit (MMU) combined in a single component. The five-stage pipeline distributes tasks evenly over time to remove bottlenecks, ensuring high throughput for the core logic. The SA-110 on-chip MMU supports a conventional two-level page-table structure, with a number of extensions ...

Page 4

... SA-110 Microprocessor Write Buffer The SA-110 has an 8-entry write buffer with each entry able to contain 1 byte to 16 bytes. The write buffer can be enabled or disabled by software. The write buffer is further controlled by a bit in the MMU page tables; so the MMU must be enabled before the write buffer can be used. ...

Page 5

... TLB supports only the flush-all function. Memory-management exceptions preserve the base address registers, eliminating the need for “fix-up” code. Cache The SA-110 has a 16 Kbyte, 32-way, set-associative Icache with 32-byte blocks and a 16 Kbyte, 32-way, set-associative, write-back Dcache with 32-byte blocks. Instruction Cache The Icache supports the flush-all-entry function, and the replacement algorithm is round-robin within a set ...

Page 6

... StrongARM mclk nmclk SA-110 nirq nfiq abort ape mse nwait sna config nreset tck tdi tdo tms ntrst a<31:0> Address Bus mas<1:0> Data d<31:0> Bus nrw nmreq nreset_out Bus Control seq (Out) clf lock vdd (8) vddx (9) Power vss (8) vssx (9) A6834-01 SA-110 Brief Datasheet ...

Page 7

... Table 2. SA-110 Characteristics 100 MHz 160 MHz 115 Dhrystone 185 Dhrystone Performance 2.1 MIPS 2.1 MIPS Vss = 0 Vss = 0 Core power Vdd = 1. Vdd = 1. supply ± 10% Vssx = 0 Vssx = 0 I/O power Vddx = 3 Vddx = 3 supply ± 10% Power Max. = <300 mW Max. = <450 mW dissipation Typical = < ...

Page 8

Support, Products, and Documentation If you need general information or support, call 1-800-628-8686 or visit Intel’s website at: http://www.intel.com Copies of documents that have an ordering number and are referenced in this document, a product catalog, or other Intel literature ...

Related keywords