CS82C88 Intersil Corporation, CS82C88 Datasheet

no-image

CS82C88

Manufacturer Part Number
CS82C88
Description
CS82C88CMOS Bus Controller
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS82C88
Manufacturer:
HARRIS
Quantity:
5
Part Number:
CS82C88
Manufacturer:
FSC
Quantity:
200
Part Number:
CS82C88
Manufacturer:
CRYSTAL
Quantity:
1 122
March 1997
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
Features
• Compatible with Bipolar 8288
• Performance Compatible with:
• Provides Advanced Commands for Multi-Master
• Three-State Command Outputs
• Bipolar Drive Capability
• Scaled SAJI IV CMOS Process
• Single 5V Power Supply
• Low Power Operation
• Operating Temperature Ranges
Pinouts
- 80C86/80C88 . . . . . . . . . . . . . . . . . . . . . . . . . .(5/8MHz)
- 80186/80188 . . . . . . . . . . . . . . . . . . . . . . . . . .(6/8MHz)
- 8086/8088 . . . . . . . . . . . . . . . . . . . . . . . . . . . .(5/8MHz)
- 8089
Busses
- ICCSB . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 A (Max)
- ICCOP . . . . . . . . . . . . . . . . . . . . . . . . .1mA/MHz (Max)
- C82C88 . . . . . . . . . . . . . . . . . . . . . . . . . .0
- I82C88 . . . . . . . . . . . . . . . . . . . . . . . . . -40
- M82C88 . . . . . . . . . . . . . . . . . . . . . . . -55
AMWC
MWTC
MRDC
DT/ R
GND
AEN
CLK
ALE
IOB
S1
10
20 LEAD PDIP, CERDIP
2
3
4
5
6
7
8
1
9
TOP VIEW
|
Copyright
©
20
19
18
17
16
15
14
13
12
11
Intersil Corporation 1999
V
S0
S2
MCE/PDEN
DEN
CEN
INTA
IORC
AIOWC
IOWC
CC
o
o
o
C to +125
C to +70
C to +85
o
o
o
C
C
C
4-333
Description
The Intersil 82C88 is a high performance CMOS Bus Con-
troller manufactured using a self-aligned silicon gate CMOS
process (Scaled SAJI IV). The 82C88 provides the control
and command timing signals for 80C86, 80C88, 8086, 8088,
8089, 80186, and 80188 based systems. The high output
drive capability of the 82C88 eliminates the need for addi-
tional bus drivers.
Static CMOS circuit design insures low operating power. The
Intersil advanced SAJI process results in performance equal
to or greater than existing equivalent products at a significant
power savings.
Ordering Information
CP82C88
CP82C88-10
IP82C88
CS82C88
IS82C88
CD82C88
ID82C88
MD82C88/B
8406901RA
MR82C88/B
84069012A
PART NUMBER
AMWC
MRDC
DT/ R
AEN
ALE
4
5
6
7
8
20 LEAD PLCC, CLCC
20 Ld PDIP
20 Ld
PLCC
20 Ld
CERDIP
20 Pad
CLCC
PACKAGE
3
9
SMD#
SMD#
TOP VIEW
10
2
CMOS Bus Controller
11
1
82C88
12
20 19
TEMPERATURE
-55
-55
-40
-40
-40
0
0
0
0
o
o
o
o
o
o
13
o
o
o
C to +70
C to +70
C to +70
C to +70
RANGE
C to +125
C to +125
C to +85
C to +85
C to +85
File Number
18
17
16
15
14
S2
MCE/PDEN
DEN
CEN
INTA
o
o
o
o
o
o
o
C
C
C
C
o
o
C
C
C
C
C
E20.3
E20.3
E20.3
N20.35
N20.35
F20.3
F20.3
F20.3
F20.3
J20.A
J20.A
PKG.
NO.
2979.1

Related parts for CS82C88

CS82C88 Summary of contents

Page 1

... Static CMOS circuit design insures low operating power. The Intersil advanced SAJI process results in performance equal to or greater than existing equivalent products at a significant power savings. Ordering Information PART NUMBER CP82C88 CP82C88-10 IP82C88 CS82C88 IS82C88 +70 C CD82C88 +85 ...

Page 2

Functional Diagram CLK AEN CONTROL INPUT CEN IOB Pin Description PIN SYMBOL NUMBER TYPE GND 10 GROUND. S0, S1 STATUS INPUT PINS: These pins are the input ...

Page 3

Pin Description (Continued) PIN SYMBOL NUMBER TYPE AIOWC 12 O ADVANCED I/O WRITE COMMAND: The AIOWC issues an I/O Write Command earlier in the machine cycle to give I/O devices an early indication of a write instruction. Its timing is ...

Page 4

INTA (Interrupt Acknowledge) acts as an I/O read during an interrupt cycle. Its purpose is to inform an interrupting device that its interrupt is being acknowledged and that it should place vectoring information onto the data bus. The command outputs ...

Page 5

Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 6

AC Electrical Specifications SYMBOL PARAMETER TIMING REQUIREMENTS (1) TCLCL CLK Cycle Period (2) TCLCH CLK Low Time (3) TCHCL CLK High Time (4) TSVCH Status Active Setup Time (5) TCHSV Status Inactive ...

Page 7

Timing Waveforms (Note 3) T STATE 4 CLK TCHSV (5) S2, S1, S0 ADDRESS/DATA TCLLH (10) ALE MRDC, IORC, INTA, AMWC, AIOWC MWTC, IOWC DEN (READ) (INTA) PDEN (READ) (INTA) DEN (WRITE) PDEN (WRITE) TCHDTH (18) DT/R (READ) (INTA) MCE ...

Page 8

Timing Waveforms (Note 3) (Continued) CEN AEN DEN PDEN AEN 1.5V TAELCH (19) OUTPUT COMMAND CEN CEN MUST BE LOW OR INVALID PRIOR PREVENT THE COMMAND FROM BEING GENERATED. FIGURE 3. ADDRESS ENABLE (AEN) TIMING (THREE-STATE ENABLE/DISABLE) ...

Page 9

Burn-In Circuits NOTES 5.5V ...

Page 10

... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...

Related keywords