ATmega640 Atmel Corporation, ATmega640 Datasheet - Page 240

no-image

ATmega640

Manufacturer Part Number
ATmega640
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega640

Flash (kbytes)
64 Kbytes
Pin Count
100
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
86
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
5
Twi (i2c)
1
Uart
4
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
8
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
6
Output Compare Channels
16
Input Capture Channels
4
Pwm Channels
15
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega640-16AU
Manufacturer:
OSRAM
Quantity:
12 000
Part Number:
ATmega640-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega640-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega640-16AU
Quantity:
80
Part Number:
ATmega640-16AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega640-16CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega640-16CUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega640V-8AU
Manufacturer:
PHILIPS
Quantity:
56
Part Number:
ATmega640V-8AU
Manufacturer:
Atmel
Quantity:
10 000
23.6.5
2549N–AVR–05/11
UBRRnL and UBRRnH – USART MSPIM Baud Rate Registers
• Bit 2 - UDORDn: Data Order
When set to one the LSB of the data word is transmitted first. When set to zero the MSB of the
data word is transmitted first. Refer to
• Bit 1 - UCPHAn: Clock Phase
The UCPHAn bit setting determine if data is sampled on the leasing edge (first) or tailing (last)
edge of XCKn. Refer to
• Bit 0 - UCPOLn: Clock Polarity
The UCPOLn bit sets the polarity of the XCKn clock. The combination of the UCPOLn and
UCPHAn bit settings determine the timing of the data transfer. Refer to
Timing” on page 233
The function and bit description of the baud rate registers in MSPI mode is identical to normal
USART operation.
Table 23-4.
USART_MSPIM
XCKn
RxDn
TxDn
(N/A)
Comparison of USART in MSPIM mode and SPI pins.
See “UBRRnL and UBRRnH – USART Baud Rate Registers” on page 227.
for details.
“SPI Data Modes and Timing” on page 233
ATmega640/1280/1281/2560/2561
MOSI
MISO
SCK
SPI
SS
“SPI Data Modes and Timing” on page 233
Not supported by USART in MSPIM
(Functionally identical)
Master Out only
Master In only
for details.
Comment
“SPI Data Modes and
for details.
240

Related parts for ATmega640