ATmega644PR231 Atmel Corporation, ATmega644PR231 Datasheet - Page 30

• Manufacturer Part Number: ATmega644PR231
• Manufacturer: Atmel Corporation

Specifications of ATmega644PR231

• Flash (kbytes): 64 Kbytes
• Max. Operating Frequency: 20 MHz
• Max I/o Pins: 32
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Crypto Engine: AES
• Sram (kbytes): 4
• Eeprom (bytes): 2048
• Operating Voltage (vcc): 1.8 to 3.6
• Timers: 3
• Frequency Band: 2.4 GHz
• Max Data Rate (mb/s): 2
• Antenna Diversity: Yes
• External Pa Control: Yes
• Power Output (dbm): 3
• Receiver Sensitivity (dbm): -101
• Receive Current Consumption (ma): 13.2
• Transmit Current Consumption (ma): 14.4
• Link Budget (dbm): 104

6.6.2
8111C–MCU Wireless–09/09
Bit
+0x0E
Read/Write
Reset Value
Bit
+0x0F
Read/Write
Initial Value
MASK_BAT_LOW
Register Description
BAT_LOW
7
R
0
R/W
7
0
MASK_TRX_UR
TRX_UR
6
R
0
R/W
Note that AWAKE_END interrupt can usually not be seen when the transceiver enters
TRX_OFF state after RESET, because register 0x0E (IRQ_MASK) is reset to mask all inter-
rupts. In this case, state TRX_OFF is normally entered before the microcontroller could modify
the register.
The interrupt handling in Extended Operating Mode is described in
dling” on page
If register bit IRQ_MASK_MODE (register 0x04, TRX_CTRL_1) is set, an interrupt event can be
read from IRQ_STATUS register even if the interrupt itself is masked. However, in that case no
timing information for this interrupt is provided.
The IRQ pin polarity can be configured with register bit IRQ_POLARITY (register 0x04,
TRX_CTRL_1). The default behavior is active high, which means that pin IRQ = H issues an
interrupt request.
If "Frame Buffer Empty Indicator" is enabled during Frame Buffer read access the IRQ pin has
an alternative functionality, refer to
details.
Register 0x0E (IRQ_MASK):
The IRQ_MASK register is used to enable or disable individual interrupts. An interrupt is enabled
if the corresponding bit is set to 1. All interrupts are disabled after power up sequence (P_ON
state) or reset (RESET state).
If an interrupt is enabled it is recommended to read the interrupt status register 0x0F
(IRQ_STATUS) first to clear the history.
Register 0x0F (IRQ_STATUS):
The IRQ_STATUS register contains the status of the pending interrupt requests.
By reading the register after an interrupt is signaled at pin 24 (IRQ) the source of the issued
interrupt can be identified. A read access to this register resets all interrupt bits, and so clears
the IRQ_STATUS register.
If register bit IRQ_MASK_MODE (register 0x04, TRX_CTRL_1) is set, an interrupt event can be
read from IRQ_STATUS register even if the interrupt itself is masked. However in that case no
timing information for this interrupt is provided.
If register bit IRQ_MASK_MODE is set, it is recommended to read the interrupt status register
0x0F (IRQ_STATUS) first to clear the history.
6
0
MASK_AMI
R/W
AMI
5
0
5
R
0
67.
MASK_CCA_ED_DONE
CCA_ED_DONE
R/W
4
0
4
R
0
MASK_TRX_END
Section 11.7 “Frame Buffer Empty Indicator” on page 152
TRX_END
R/W
3
3
0
R
0
MASK
RX_START
_RX_START
R/W
2
0
2
R
0
MASK
PLL_UNLOCK
_PLL_UNLOCK
R/W
1
R
1
0
0
Section 7.2.5 “Interrupt Han-
AT86RF231
MASK
PLL_LOCK
0
_PLL_LOCK
R
0
R/W
0
0
IRQ_STATUS
IRQ_MASK
for
30