AD9269 Analog Devices, AD9269 Datasheet - Page 3

no-image

AD9269

Manufacturer Part Number
AD9269
Description
16-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9269

Resolution (bits)
16bit
# Chan
2
Sample Rate
80MSPS
Interface
Par
Analog Input Type
Diff-Uni
Ain Range
2 V p-p
Adc Architecture
Pipelined
Pkg Type
CSP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9269BCPZ-40
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9269BCPZ-65
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9269BCPZ-80
Manufacturer:
AD
Quantity:
1 000
Part Number:
AD9269BCPZ-80
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9269BCPZRL7-80
Manufacturer:
AD
Quantity:
1 000
GENERAL DESCRIPTION
The AD9269 is a monolithic, dual-channel, 1.8 V supply, 16-bit,
20/40/65/80 MSPS analog-to-digital converter (ADC). It features
a high performance sample-and-hold circuit and on-chip voltage
reference.
The product uses multistage differential pipeline architecture with
output error correction logic to provide 16-bit accuracy at 80 MSPS
data rates and to guarantee no missing codes over the full operating
temperature range.
The AD9269 incorporates an optional integrated dc correction and
quadrature error correction block (QEC) that corrects for dc
offset, gain, and phase mismatch between the two channels.
This functional block can be very beneficial to complex signal
processing applications such as direct conversion receivers.
The ADC also contains several features designed to maximize
flexibility and minimize system cost, such as programmable
clock and data alignment and programmable digital test pattern
Rev. 0 | Page 3 of 40
generation. The available digital test patterns include built-in
deterministic and pseudorandom patterns, along with custom
user-defined test patterns entered via the serial port interface (SPI).
A differential clock input controls all internal conversion cycles.
An optional duty cycle stabilizer (DCS) compensates for wide
variations in the clock duty cycle while maintaining excellent
overall ADC performance.
The digital output data is presented in offset binary, gray code,
or twos complement format. A data output clock (DCO) is pro-
vided for each ADC channel to ensure proper latch timing with
receiving logic. Both 1.8 V and 3.3 V CMOS levels are supported,
and output data can be multiplexed onto a single output bus.
The AD9269 is available in a 64-lead RoHS-compliant LFCSP
and is specified over the industrial temperature range (−40°C to
+85°C).
AD9269

Related parts for AD9269