ST72361AR9-Auto STMicroelectronics, ST72361AR9-Auto Datasheet - Page 199
ST72361AR9-Auto
Manufacturer Part Number
ST72361AR9-Auto
Description
8-bit MCU for automotive with K Flash, 10-bit ADC, 5 Timers, SPI, 2x LINSCI
Manufacturer
STMicroelectronics
Datasheet
1.ST72361AR9-AUTO.pdf
(279 pages)
Specifications of ST72361AR9-Auto
Hdflash Endurance
100 cycles, data retention 20 years at 55 °C
5 Power Saving Modes
halt, auto wake up from halt, active halt, wait and slow
- Current page: 199 of 279
- Download datasheet (3Mb)
ST72361xx-Auto
Idle character
When an idle frame is detected, there is the same procedure as a data received character
plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.
Overrun error
An overrun error occurs when a character is received when RDRF has not been reset. Data
cannot be transferred from the shift register to the RDR register until the RDRF bit is
cleared.
When a overrun error occurs:
●
●
●
●
The OR bit is reset by an access to the SCISR register followed by a SCIDR register read
operation.
Noise error
Oversampling techniques are used for data recovery by discriminating between valid
incoming data and noise.
When noise is detected in a frame:
●
●
●
The NF bit is reset by a SCISR register read operation followed by a SCIDR register read
operation.
Framing error
A framing error is detected when:
●
●
When the framing error is detected:
●
●
●
The FE bit is reset by a SCISR register read operation followed by a SCIDR register read
operation.
The OR bit is set.
The RDR content is not lost.
The shift register is overwritten.
An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.
The NF is set at the rising edge of the RDRF bit.
Data is transferred from the shift register to the SCIDR register.
No interrupt is generated. However this bit rises at the same time as the RDRF bit
which itself generates an interrupt.
The stop bit is not recognized on reception at the expected time, following either a de-
synchronization or excessive noise.
A break is received.
the FE bit is set by hardware
Data is transferred from the shift register to the SCIDR register.
No interrupt is generated. However this bit rises at the same time as the RDRF bit
which itself generates an interrupt.
Doc ID 12468 Rev 3
LINSCI serial communication interface (LIN master only)
199/279
Related parts for ST72361AR9-Auto
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
STMicroelectronics [RIPPLE-CARRY BINARY COUNTER/DIVIDERS]
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
STMicroelectronics [LIQUID-CRYSTAL DISPLAY DRIVERS]
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
BOARD EVAL FOR MEMS SENSORS
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
NPN TRANSISTOR POWER MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
TURBOSWITCH ULTRA-FAST HIGH VOLTAGE DIODE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Search -----> STE16N100
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Search ---> STE53NA50
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
NPN Transistor Power Module
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet: