ST6252C STMicroelectronics, ST6252C Datasheet - Page 44
ST6252C
Manufacturer Part Number
ST6252C
Description
8 Bit ST6 Microcontroller with 4x8-bitADC 1x8-bit TIMER, 1x8-bitAR TIMER
Manufacturer
STMicroelectronics
Datasheet
1.ST6252C.pdf
(75 pages)
Specifications of ST6252C
Data Ram
128 bytes
Data Eeprom
64 bytes (none on ST62T52C)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
ST6252C ST6262B ST6262C
AUTO-RELOAD TIMER (Cont’d)
It should be noted that the reload values will also
affect the value and the resolution of the duty cycle
of PWM output signal. To obtain a signal on ARTI-
Mout, the contents of the ARCP register must be
greater than the contents of the ARRC register.
The maximum available resolution for the ARTI-
Mout duty cycle is:
Where ARRC is the content of the Reload/Capture
register. The compare value loaded in the Com-
pare Register, ARCP, must be in the range from
(ARRC) to 255.
Figure 28. Auto-reload Timer PWM Function
44/75
PWM OUTPUT
COMPARE
VALUE
REGISTER
COUNTER
RELOAD
Resolution = 1/[256-(ARRC)]
255
000
t
HIGH
t
LOW
The ARTC counter is initialized by writing to the
ARRC register and by then setting the TCLD (Tim-
er Load) and the TEN (Timer Clock Enable) bits in
the Mode Control register, ARMC.
Enabling and selection of the clock source is con-
trolled by the CC0, CC1, SL0 and SL1 bits in the
Status Control Register, ARSC1. The prescaler di-
vision ratio is selected by the PS0, PS1 and PS2
bits in the ARSC1 register.
In Auto-reload Mode, any of the three available
clock sources can be selected: Internal Clock, In-
ternal Clock divided by 3 or the clock signal
present on the ARTIMin pin.
VR001852
t
t