ISL45042AIRZ-TK Intersil, ISL45042AIRZ-TK Datasheet
ISL45042AIRZ-TK
Specifications of ISL45042AIRZ-TK
Related parts for ISL45042AIRZ-TK
ISL45042AIRZ-TK Summary of contents
Page 1
... LCD Panels Ordering Information PART NUMBER (Note) ISL45042AIRZ ISL45042AIRZ-T* ISL45042AIRZ-TK* 42AZ *Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special SET Pb-free material sets, molding compounds/die attach materials, and CE 100% matte tin plate plus anneal (e3 termination finish, which is RoHS ...
Page 2
Pin Descriptions PIN OUT Adjustable Sink Current Output Pin. The current sinks into the OUT pin is equal to the DAC setting times the maximum adjustable sink current divided by 128. See SET pin function in “Pin Descriptions” on page ...
Page 3
... Ld TDFN Package Moisture Sensitivity (see Technical Brief TB363) All Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Level 1 Maximum Junction Temperature (Plastic Package +150°C Maximum Storage Temperature Range . . . . . . . . . .-65°C to +150°C Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Erase/Write Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10,000 Data Retention years @ +85° 10V, OUT = 5V +25° ...
Page 4
Electrical Specifications Test Conditions: V Typicals are at T PARAMETER CTL EEPROM Programming Signal Time Programming Time SET Voltage Resolution SET Differential Nonlinearity SET Zero-Scale Error SET Full-Scale Error SET Current SET External Resistance AVDD to SET Voltage Attenuation AVDD ...
Page 5
Figure 2. It then takes a maximum of 100ms for the programming to be completed inside the device. CTL VOLTAGE >200µs 4.9V CTL PT FIGURE 2. EEPROM PROGRAMMING When the part ...
Page 6
Table 1 gives the calculated value of V values of 24.9kΩ 200kΩ, R SET 10V. DD TABLE 1. CALCULATED VCOM OUTPUT VOLTAGES SETTING VALUE ...
Page 7
ISL45042A Truth Table The ISL45042A truth table is shown in Table 2. For proper operation the CE should be disabled (pulled low) before powering the device down to assure that the glitches and transients will not cause unwanted EEPROM overwriting. ...
Page 8
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...