LM98503CCVV National Semiconductor, LM98503CCVV Datasheet
LM98503CCVV
Specifications of LM98503CCVV
Related parts for LM98503CCVV
LM98503CCVV Summary of contents
Page 1
... Flatbed or handheld color scanners ! ! ! ! Video processing for X-ray or infrared ! ! ! ! Barcode scanners Typical Digital Camera Block Diagram LM98503 Sensor Driver National Semiconductor Corporation © 2000 Features ! ! ! ! +3 Volt single power supply ! ! ! ! Low power CMOS design ! ! ! ! 4-Wire serial interface ! ! ! ! 2.5V data output voltage swing ...
Page 2
Block Diagram /CE SCLK SI DATA SO DATA Serial Port Interface V IN Correlated Double Sampler Sample/Hold AUX IN Analog Clamp ACLP Pin Out AUX IN 1 AGND AGND 4 AV+ 5 ACLP 6 RESET 7 ...
Page 3
... System Control VREFT 0 VREFB 0 11,39 DV+ 25,36 DV+ I 0.1 F 24,37 DGND I/O 9,10,38 DGND 3 1 www.national.com Commercial (0°C T °C) A LM98503CCVV Camera Control Serial Control Bus LM98503 Digital Video Bus Figure 3: Typical Application Circuit Diagram 3 NS Package LQFP VREFP 0 VREFN 0 AV+ ...
Page 4
Pin Descriptions Pin Name I/O Typ 1 AUX AGND AGND ACLP RESET AV DGND P 10 ...
Page 5
Pin Descriptions (continued) Pin Name I/O Typ DV+ I DGND I ...
Page 6
Absolute Maximum Ratings Any Positive Supply Voltage Voltage On Any Input or Output Pin Input Current at any pin (Note 3) Package Input Current (Note 3) Package Dissipation 25°C (Note 4) A ESD Susceptibility (Note 5) Human ...
Page 7
Correlated Double Sampler Specifications The following specifications apply for DV+ = AV+ = DV+ I/O = +3.0V, C limits apply for all other limits T MIN MAX Symbol Parameter V Input Voltage Level IN ...
Page 8
Analog to Digital Converter Specifications The following specifications apply for DV+ = AV+ = DV+ I/O = +3.0V, C limits apply for all other limits T MIN MAX Symbol Parameter R Reference Ladder Resistance ...
Page 9
... Note 6: See AN450, “Surface Mounting Methods and Their Effect on Product Reliability”, or the section entitled “Surface Mount” found in any post 1986 National Semiconductor Linear Data Book, for other methods of soldering surface mount devices. Note 7: The analog inputs are protected as shown below. Input voltage magnitude up to 500mV beyond the supply rails will not damage this device ...
Page 10
Typical Performance Characteristics (Default conditions are f = 27MHz 3.0V, and AV+ = DV+ = DV+ I/O = 3.0V, unless otherwise noted Gain variation part to part = ...
Page 11
CDS Sampling Timing CCD 1 SHP 2 CLAMP CLK SHP overrides the CLAMP signal’s falling edge for sampling the reset voltage (SHP is active-low by default). 2 The CLAMP signal is an internal signal derived from the ...
Page 12
Horizontal Interval Timing Effective Pixels Black Pixels CCD BOL ACLP BLKCLP Digital Output Timing n+1 n+2 CCD CLK 10% OUTPUT n-7 n-6 DATA www.national.com Dummy Black Blanking Interval Pixels Figure 6: Typical Horizontal ...
Page 13
System Timing n n+1 n+2 CCD CLAMP SHP SAMPLE SHD CLK OUTPUT n-8 n-7 DATA www.national.com n+3 Figure 8: System Timing 13 n-2 n-1 n ...
Page 14
System Overview 1.0 Introduction The LM98503 is a 10-bit, complete analog-to-digital camera signal processor for use with CCD imager systems operating from a single +3 Volt supply. The internal processing is carefully optimized to maintain the signal-to-noise ratio and excellent ...
Page 15
System Overview (continued) referred to as CLAMP and SAMPLE.These signals provide the rising edge reference for the sampling of the CCD input signal. The timing of CLAMP and SAMPLE is derived from the clock; therefore, shifting the clock phasing with ...
Page 16
System Overview (continued) configuration will then contain four 2-bit numbers indicating the registers where the gain and offset values are located for a maximum of four colors on each CFA line. In addition, the CFA definition register will contain two ...
Page 17
Register Memory Map Title PGA Gain 0 PGA Gain 1 PGA Gain 2 PGA Gain 3 Analog Offset 0 Analog Offset 1 Analog Offset 2 Analog Offset 3 CFA Configuration 0 CFA Configuration 1 CFA Definition Output Black Level Software ...
Page 18
Register Data (continued) Register Name Analog Offset 1 Address 5 Hex Type Read/Write Reset Value 0000 0000 Binary Bit Bit Symbol Description [7:0] Signed Analog Digital representation of the Offset analog offset to be applied to the input of the ...
Page 19
Register Data (continued) Register Name Software Control 1 Address D Hex Type Read/Write Reset Value XX00 0X00 Binary Bit Bit Symbol Description [5:4] Analog Routes the Output analog signal to the differential Select analog output pins AOUT+ and AOUT-. 00 ...
Page 20
Serial Interface Timing Specifications The following specifications apply for all supply pins = +3.0V, C apply for all other limits T MIN MAX Symbol Parameter t SCLK Period MIN SCLK Duty Cycle SCLK Rise ...
Page 21
Serial Interface Read/Write Description 1.0 Writing to the Serial Registers To write to the serial registers, the timing diagram shown in Figure 13 must be met. First CE is toggled low. SI DATA may then be clocked in, and the ...
Page 22
PGA Gain Plots Figure 14: PGA Gain (Linear Scale) vs. PGA Gain Code ...
Page 23
Applications Information 3.0 Analog-to-Digital Converter Reference Bypassing Figure 16 shows a simple reference bypassing scheme with minimal components. The V and V REFT REFB be bypassed to analog ground with 10 F tantalum as well as 0.1 F ceramic capacitors. ...
Page 24
Applications Information (continued) Analog Ground Plane Bypass capacitors located close to reference pins. Short clock trace does not cross other signal traces. 8.0 Dynamic Performance The LM98503 is AC tested and its dynamic performance is guaranteed. The clock source driving ...
Page 25
... CORNER 12 0.8 TYP 0.125 TYP 48 Lead LQFP Package Order Number LM98503CCVV NS Package Number VBH48A 2. A critical component as any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system affect its safety or effectiveness. ...