ATA5760 ATMEL Corporation, ATA5760 Datasheet - Page 11

no-image

ATA5760

Manufacturer Part Number
ATA5760
Description
Ata5760 Uhf Ask/fsk Receiver
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATA5760N3
Manufacturer:
PHILIPS
Quantity:
4 459
Part Number:
ATA5760N3
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Figure 8-1.
Figure 8-2.
4896C–RKE–04/06
IC_ACTIVE
Bit check
Dem_out
Data_out (DATA)
(Number of checked Bits: 3)
Polling Mode Flow Chart
Timing Diagram for Complete Successful Bit Check
NO
Receiving mode:
The receiver is turned on permanently
and passes the data stream to the
connected microcontroller.
It can be set to Sleep mode through an
OFF command via Pin DATA or
POLLING/_ON.
Output level on Pin IC_ACTIVE => high
I
S
Sleep mode:
All circuits for signal processing are
disabled. Only XTO and Polling logic is
enabled.
Output level on Pin IC_ACTIVE => low
I
Start-up mode:
The signal processing circuits are
enabled. After the start-up time (T
all circuits are in stable
condition and ready to receive.
Output level on Pin IC_ACTIVE => high
Bit-check mode:
The incomming data stream is
analyzed. If the timing indicates a valid
transmitter signal, the receiver is set to
receiving mode. Otherwise it is set to
Sleep mode.
Output level on Pin IC_ACTIVE => high
I
T
I
T
T
S
S
S
= I
Sleep
Startup
Bit-check
= I
= I
= I
Son
Start-up mode
Soff
Son
Son
= Sleep x X
T
Start-up
OFF command
Bit check
Sleep
OK ?
x 1024 x T
YES
Clk
Startup
1/2 Bit
)
1/2 Bit
Bit-check mode
T
Bit-check
T
Sleep:
X
T
T
1/2 Bit
Startup
Sleep
Bit-check
Clk
:
:
:
:
Bit check ok
1/2 Bit
5-bit word defined by Sleep0 to
Sleep4 in OPMODE register
Extension factor defined by
XSleepStd
Basic clock cycle defined by fXTO
and Pin MODE
Is defined by the selected baud rate
range and TClk. The baud-rate range
is defined by Baud0 and Baud1 in
the OPMODE register.
Depends on the result of the bit check
If the bit check is ok, T
depends on the number of bits to be
checked (N
utilized data rate.
If the bit check fails, the average
time period for that check depends
on the selected baud-rate range and
defined by Baud0 and Baud1 in the
OPMODE register.
according to Table 9
on T
Clk
. The baud-rate range is
1/2 Bit
Bit-check
) and on the
1/2 Bit
ATA5760/ATA5761
Bit-check
Receiving mode
11

Related parts for ATA5760