MC56F836 Freescale Semiconductor, Inc, MC56F836 Datasheet - Page 20

no-image

MC56F836

Manufacturer Part Number
MC56F836
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC56F8365MFGE
Manufacturer:
Freescale
Quantity:
278
Part Number:
MC56F8365MFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8365VFGE
Manufacturer:
Freescale
Quantity:
619
Part Number:
MC56F8365VFGE
Manufacturer:
FREESCALE
Quantity:
125
Part Number:
MC56F8365VFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8365VFGE
Manufacturer:
FREESCALE
Quantity:
125
Part Number:
MC56F8366MFV60
Manufacturer:
Power-one
Quantity:
268
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale
Quantity:
440
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366MFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8366VFV60
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale
Quantity:
43
Part Number:
MC56F8366VFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8367MPYE
Manufacturer:
FREESCALE
Quantity:
20 000
20
(GPIOA0)
(GPIOA1)
(GPIOA2)
(GPIOA3)
(GPIOA4)
(GPIOA5)
GPIOB0
GPIOB1
GPIOB2
GPIOB3
Signal
CLKO
Name
(A16)
(A17)
(A18)
(A19)
A10
A11
A12
A13
A8
A9
Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)
Pin No.
15
16
17
18
19
20
27
28
29
30
6
Schmitt
Schmitt
Output
Output
Output
Output
Output
Input/
Input/
Type
disabled,
pull-up is
output is
disabled
output is
In reset,
In reset,
enabled
enabled
During
56F8365 Technical Data, Rev. 7
pull-up
Reset
Input,
State
Clock Output — This pin outputs a buffered clock signal. Using
the SIM CLKO Select Register (SIM_CLKOSR), this pin can be
programmed as any of the following: disabled, CLK_MSTR
(system clock), IPBus clock, oscillator output, prescaler clock and
postscaler clock. Other signals are also available for test
purposes.
See
Address Bus — A8 - A13 specify six of the address lines for
external program or data memory accesses. Depending upon the
state of the DRV bit in the EMI bus control register (BCR), A8 -
A13 and EMI control signals are tri-stated when the external bus
is inactive.
Port A GPIO — These six GPIO pins can be individually
programmed as input or output pins.
After reset, these pins default to address bus functionality and
must be programmed as GPIO.
To deactivate the internal pull-up resistor, clear the appropriate
GPIO bit in the GPIOA_PUR register.
Example: GPIOA0, clear bit 0 in the GPIOA_PUR register.
Note: Primary function is not available in this package
configuration; GPIO function must be used instead.
Port B GPIO — These four GPIO pins can be individually
programmed as an input or output pin.
Address Bus — A16 - A19 specify four of the address lines for
external program or data memory accesses. Depending upon the
state of the DRV bit in the EMI bus control register (BCR), A16 -
A19 and EMI control signals are tri-stated when the external bus
is inactive.
After reset, the default state is GPIO.
To deactivate the internal pull-up resistor, clear bit 0 in the
GPIOB_PUR register.
Example: GPIOB1, clear bit 1 in the GPIOB_PUR register.
Part 6.5.7
for details.
Signal Description
Freescale Semiconductor
Preliminary

Related parts for MC56F836