ETC5054 STMicroelectronics, ETC5054 Datasheet - Page 7

no-image

ETC5054

Manufacturer Part Number
ETC5054
Description
Serial Interface Codec/filter
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ETC5054
Manufacturer:
ST
0
Part Number:
ETC5054D
Manufacturer:
ST
Quantity:
8 000
Part Number:
ETC5054D
Manufacturer:
ST
0
Part Number:
ETC5054D
Manufacturer:
ST
Quantity:
20 000
Part Number:
ETC5054D-X/H
Manufacturer:
ST
0
Part Number:
ETC5054D-X/HTLF
Manufacturer:
ST
Quantity:
20 000
Part Number:
ETC5054D-X/HTLF/
Manufacturer:
ST
Quantity:
7 000
Part Number:
ETC5054J
Manufacturer:
AD
Quantity:
3
Part Number:
ETC5054J-X
Manufacturer:
ST
Quantity:
6 221
TIMING SPECIFICATIONS
Note 1: For short frame sync timing FS
Figure 1: 64kbits/s TIMING DIAGRAM (see next page for complete timing).
Symbol
1/t
t
t
t
t
t
t
t
SBFM
t
t
t
t
t
t
t
HOLD
t
t
WMH
WML
t
t
WBH
HBFI
t
WBL
t
t
HBF
DBD
DZC
SDB
HBD
t
t
XDP
WFL
SFB
DZF
RM
FM
PB
RB
FB
SF
HF
PM
FSx
FS
R
Frequency of master clocks
Depends on the device used and the BCLK
Width of Master Clock High
Width of Master Clock Low
Rise Time of Master Clock
Fall Time of Master Clock
Period of Bit Clock
Width of Bit Clock High (V
Width of Bit Clock Low (V
Rise Time of Bit Clock (t
Fall Time of Bit Clock (t
Set-up time from BCLK
(first bit clock after the leading edge of FS
Holding Time from Bit Clock Low to the Frame Sync
(long frame only)
Set-up Time from Frame Sync to Bit Clock (long frame only)
Hold Time from 3rd Period of Bit Clock
Low to Frame Sync (long frame only)
Delay time to valid data from FS
and delay time from FS
(C
Delay time from BCLK
(load = 150pF plus 2 LSTTL loads)
Delay time from BCLK
Set-up time from D
Hold time from BCLK
Holding Time from Bit Clock High to Frame Sync
(short frame only)
Set-up Time from FS
(short frame sync pulse) - Note 1
Hold Time from BCLK
(short frame sync pulse) - Note 1
Delay Time to TS
Minimum Width of the Frame Sync Pulse (low level)
64kbit/s operating mode)
L
= 0pF to 150pF)
X
low (load = 150pF plus 2 LSTTL loads)
R
X
and FS
valid to BCLK
X/R
R/X
X/R
X
X
PB
X
X
PB
high to data valid.
low to data output disabled.
to BCLK
low to D
high to MCLK
to data output disabled.
IL
Low to FS
IH
= 488ns)
R
= 488ns)
= 0.6V)
Parameter
must go high while their respective bit clocks are high.
= 2.2V)
X
R
X/R
or BCLK
R/X
invalid.
X/R
Low
MCLK
low.
X
Low
falling edge.
X
X
)
R
, whichever comes later
X
/CLKSEL Pin
and MCLK
MCLK
MCLK
MCLK
MCLK
X
X
X
X
FS
R
and MCLK
and MCLK
and MCLK
and MCLK
X
or FS
R
R
R
R
R
Min.
160
160
485
160
160
100
100
100
160
20
50
50
50
80
80
0
0
0
ETC5054 - ETC5057
1.536
1.544
2.048
Typ.
488
15.725
Max.
165
180
165
140
50
50
50
50
Unit
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
7/18

Related parts for ETC5054