MT90732 Mitel Networks Corporation, MT90732 Datasheet

no-image

MT90732

Manufacturer Part Number
MT90732
Description
CMOS E2/E3 Framer (E2/E3F)
Manufacturer
Mitel Networks Corporation
Datasheet
Features
Applications
U.S. Patent Number 5040170
Line Side
Framer for CCITT Recommendations
Line side interface
Transmit reference generator for bit-serial I/O
Microprocessor or control leads
I/O port for service bits
Line terminals
Wideband data or video transport
Test equipment
Multiplexer systems
HDB3 codec for dual rail I/O
Terminal side interface
RCK/RCKL
TCK/TCKL
FORCEFE
NRZ LINE
RP/RDL
TLCINV
TP/TDL
MICRO
RESET
BIP-4E
RLOC
RLOF
TLOC
TLBK
PLBK
BIP-4
RAIS
DAIS
ROD
ROC
TAIS
ROF
TOD
TOC
SER
TOF
LPT
RN
CV
M0
M1
FE
TN
- Bit-serial
- Nibble-parallel
- G.742 (8448 kbit/s)
- G.745 (8448 kbit/s)
- G.751 (34368 kbit/s)
- G.753 (34368 kbit/s)
- Dual rail or NRZ
TCKL
TDL
RDL
RCKL
Control
Decoder
Encoder
Line
Line
Clock
Data
Clock
Data
Figure 1 - Functional Block Diagram
Framer
G.7XX
Send
Frame
Clock
Data
Framing
Clock
Data
Description
The MT90732 E2/E3 Framer (E2/E3F) is a CMOS
VLSI device that provides the functions needed to
frame a wideband payload to one of four CCITT
Recommendations. G.742, G.745, G.751, or G.753.
The E2/E3 Framer interfaces to line circuitry with
either dual rail or NRZ signals. On the terminal side,
the interface can be either nibble-parallel or bit-
serial.
The MT90732 can be operated with or without a
microprocessor.
microprocessor, the E2/E3 Framer provides an 8-
byte memory map for control, performance counters
and alarm status. The MT90732 provides a transmit
and
overhead
recommendations. The overhead bits can also be
accessed by the microprocessor via the memory
map.
Interpreter
receive
Frame
Clock
MT90732AP
Data
bits
interface
Ordering Information
Reference
processor
Generator
Transmit
-40°C to +85°C
Output
Micro-
Input
When
CMOS
from
I/O
E2/E3 Framer (E2/E3F)
ISSUE 1
Advance Information
port
each
interfaced
68 Pin PLCC
SERIAL
RSD
TDOUT
TCG
TFOUT
RSC
RSF
RCG
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
SEL
ALE
RD
WR
RDY
XSF
N.C.
TCIN
XSD
XCK
N.C.
TCOUT
for
Terminal Side
MT90732
of
accessing
PARALLEL
the
RNIB3
RNIB2
RNIB1
RNIB0
RNC
RNF
N.C.
XNIB3
XNIB2
XNIB1
XNIB0
XCK
XNF
XNC
with
May 1995
four
5-15
the
a

Related parts for MT90732

MT90732 Summary of contents

Page 1

... The E2/E3 Framer interfaces to line circuitry with either dual rail or NRZ signals. On the terminal side, the interface can be either nibble-parallel or bit- serial. The MT90732 can be operated with or without a microprocessor. microprocessor, the E2/E3 Framer provides an 8- byte memory map for control, performance counters and alarm status. The MT90732 provides a transmit ...

Page 2

... MT90732 CMOS 10 ROC ROF NRZLINE 14 BIP VDD 17 GND 18 19 MICRO SER 20 TLBK 21 22 PLBK TAIS 23 LPT 24 TLOC 25 26 FORCEFE Pin Description Power Supply and Ground Pin # Name I/O/P 1,17,35,51 VDD P 18,34,52,68 GND P Note Input Output Power Line Side Receive Pin # ...

Page 3

... For a serial interface, the TCIN is used to derive the clock out (TCOUT), data signal (TDOUT), framing pulse (TFOUT), and gapped clock signal (TCG).The reference generator signals are provided for multiplexing the external payload data into the serial frame. MT90732 CMOS 5-17 ...

Page 4

... MT90732 CMOS Terminal Interface Pin # Name I/O/P 56 XNIB0/XSD I 57 XCK I 58 XNF O 59 XNC/TCOU O T Note Input Output Power Service Bit Interface Pin # Name I/O/P 9 ROD O 10 ROC O 11 ROF O 27 TOD I 28 TOC O 29 TOF O Note Input Output Power Microprocessor Interface Pin # ...

Page 5

... Loop Timing. A low enables the loop timing feature. Loop timing disables the transmit clock and enables the receive clock to be used as the transmit clock. Force Framing Error. The errored bit is sent into the framing pattern upon the high-to-low transition of this pin. MT90732 CMOS G.745 8448 G ...

Page 6

... MT90732 CMOS Control Interface Pin # Name I/O/P 30 RESET I 49 DAIS I 50 TLCINV RAIS O 7 RLOC O 8 RLOF TLOC O 60 BIP-4E O Note Input Output Power Functional Description The block diagram for the E2/E3F is shown in Figure 1. The E2/E3F receives NRZ data signal (RDL) and ...

Page 7

... Data Source, adds framing pattern and service bits and sends it out to LIU. The E2/E3 Framer handles wideband data at either 8448 or 34 368 Kb/s, and can optionally perform BIP-4 making data transport more reliable. Line Side Terminal Side E2/E3 Framer Overhead bit-I/O MT90732 CMOS Wideband Data Sink/ Source 5-21 ...

Page 8

... MT90732 CMOS Notes. 5-22 Advance Information ...

Related keywords