ISL6592 Intersil Corporation, ISL6592 Datasheet
ISL6592
Available stocks
Related parts for ISL6592
ISL6592 Summary of contents
Page 1
... When used with industry standard power train components, ISL6592 provides the highest performance with lowest component count and cost. When area premium, ISL6592 can be used with the ISL6597 integrated power stage to implement the industry's highest density power solutions. ...
Page 2
... Pinout VCC_PWRGD 2 ISL6592 ISL6592 (LQFP) TOP VIEW GND 1 VID4 2 VID3 3 VID2 4 VID1 5 VID0 6 VID5 7 OUTEN 8 9 OUT12 10 OUT11 11 VDD 12 36 VDD 35 ISEN6 34 ISEN5 33 ISEN4 32 ISEN3 31 ISEN2 30 ISEN1 29 TEMP_SEN 28 VBG_EXT 27 VSENP 26 VSENN 25 GND FN9163.1 August 5, 2005 ...
Page 3
... V12_SEN SCL SDA I2C SADDR VID4 VID3 VID2 VID1 VID0 Deglitch VID5 OUTEN LL0 LL1 3 ISL6592 Window Com parator (OVP/UVP) Voltage ADC Current Balance Curre nt Channel ADC Current AVP Inte rnal ory Digital Calibration Controlle r State M achine FIGURE 1. TOP LEVEL BLOCK DIAGRAM ...
Page 4
... Fault FAULT1 OUT11 Outputs FAULT2 OUT12 ISEN6 SDA TEMP_SEN I2C I/F SCL CAL_CUR_EN Bus SADDR CAL_CUR_SEN VSENP VSENN Crowbar Control (optional) 4 ISL6592 VDRIVE ISL6597 PWM NDRIVE HSS VDRIVE ISL6597 PWM NDRIVE HSS VDRIVE ISL6597 PWM NDRIVE HSS VDRIVE ISL6597 PWM NDRIVE HSS ...
Page 5
... Input low voltage Input high voltage Input current, input voltage low Input current, input voltage high Output low voltage 5 ISL6592 Thermal Information Thermal Resistance (Typical, Note 1) TQFP Package Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C Maximum Junction Temperature Range . . . . . . . . . . . 0°C to 125°C Maximum Lead Temperature (Soldering 10s 300° ...
Page 6
... Input current, input voltage low Input current, input voltage high OUT[12:1] OUTPUTS (PWM, NDRIVE) Output low voltage Output high voltage Output current, output voltage Hi-Z FAULT1, FAULT2 Output low voltage Output current, output voltage Hi-Z 6 ISL6592 = +85°C, unless otherwise specified (Continued) C SYMBOL TEST CONDITIONS V IL_S V IH_S I VIN = 0 ...
Page 7
... Input current is typically less than 2mA must be driven by an open drain or open collector source with a pull-up resistance of no less than 1kΩ. 6. Guaranteed, but not tested in production. 7. Setting is programmable. 8. Guaranteed by calibration during production test. 7 ISL6592 = +85°C, unless otherwise specified (Continued) C SYMBOL TEST CONDITIONS V Open drain output, I ...
Page 8
... OUT1 23 V12_SEN 24 VDD 25 GND 26 VSENN 27 VSENP 28 VBG_EXT 29 TEMP_SEN 8 ISL6592 I/O TYPE I GND Ground I 1.2V CMOS Bit 4 of processor voltage identification word (MSB) I 1.2V CMOS Bit 3 of processor voltage identification word I 1.2V CMOS Bit 2 of processor voltage identification word I 1.2V CMOS Bit 1 of processor voltage identification word I 1 ...
Page 9
... Analog Phase channel #6 ADC current sense input. See ISEN1 for description. I VDD 3.3V power supply connection I 3.3V CMOS Active low asynchronous system reset to place ISL6592 into default state “1” asynchronous reset disabled “0” asynchronous reset enabled I Analog Calibration current sense input. Measures the voltage across the sense resistor ...
Page 10
... The ISL6592 brings the benefit of digital control to voltage regulators targeting Intel® VRD/VRM 10.x, AMD® VRM 1.05, and similar applications. The ISL6592 is designed to maximize value to the user by providing features, monitoring and performance to minimize the number of required off-chip components, work with a ...
Page 11
... Two levels of External Temperature Protection • Configuration Failure • Calibration Range Failure • Calibration Time-out Failure The ISL6592 is also optimized for use with the ISL6597 integrated power stage to deliver a high performance VR solution. The ISL6597 offers the following benefits when combined with the ISL6592 controller: • ...
Page 12
... Output Voltage Sensing and Voltage ADC The ISL6592 is built around a high performance digital feedback control loop that senses the differential voltage at the load. This is used to generate the appropriate pulse width modulated (PWM) waveforms to drive the power stages and regulate the load voltage ...
Page 13
... Voltage Identification Codes The target voltage is provided by external parallel 6-bit voltage identification (VID) inputs. The VID maps can be configured as either Intel® VID, AMD®, or programmable offset tables. The ISL6592 is fully compliant with VRD/VRM 10.1 and 10.2 deglitching and dynamic VID stepping requirements. ...
Page 14
... ISL6592 TABLE 1. OUTPUT VOLTAGE vs INTEL® VID CODES VID5 VOUT VID4 0 0 0.8375 0.8500 0.8625 0.8750 0.8875 0.9000 0.9125 ...
Page 15
... The current balance function can also be used to induce a thermal gradient if, for example, some channels have greater cooling capability due to better proximity to airflow. The ISL6592 allows the user to independently force an offset current to each channel, creating a current gradient. This causes the current balance to force the channels with ...
Page 16
... For dual output configurations, two independent driver circuits are implemented for the high side and low side. Three-stating the output stage only requires both the PWM and NDRIVE signals to be held logic low. ISL6592 incorporates programmable non-overlap delay, with # OF PHASES FOR SINGLE PWM OUTPUTS (dual = 0) ...
Page 17
... Output Firing Sequence The PWM output and current sense (ISEN) pins of the ISL6592 have been assigned such they can be placed sequentially for PC board layouts (i.e. phase 2 next to 1, phase 3 next to 2, etc...). The output phases are set in a pre-wired firing order to facilitate layout of high phase count systems. ...
Page 18
... I C bus is 1110_000 or 1110_001, with the LSB set by the input pin SADDR. To write a register in the ISL6592, the master sends a control byte with the R/W bit set to 0, indicating a write receives an Acknowledge from the ISL6592, it sends a byte representing the address MSB. The ISL6592 will respond with an Acknowledge ...
Page 19
... MSB Driven by master Key Registers Table 5 below provides brief descriptions of several key configuration (R/W - read/write) and status (RO - read only) registers available on the ISL6592 Digital Multiphase Controllers. REGISTER isum_avg[18:0] VR load current. Averaged sum of all channel current data over a user programmable averaging window (default = 16ms) vavp_avg_mon[9:0] AVP output voltage ...
Page 20
... Channel mask. Selects number of active phases. Phases must be selected in sequential order. 000011 = 2-phase operation 000111 = 3-phase operation 001111 = 4-phase operation 011111 = 5-phase operation 111111 = 6-phase operation 20 ISL6592 TABLE 5. KEY REGISTERS (Continued) DESCRIPTION FORMAT RANGE MIN MAX RESOLUTION FN9163.1 August 5, 2005 ...
Page 21
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 21 ISL6592 Q48.7x7A 48 LEAD THIN PLASTIC QUAD FLATPACK PACKAGE SYMBOL ...