ISL78205 Intersil Corporation, ISL78205 Datasheet
ISL78205
Related parts for ISL78205
ISL78205 Summary of contents
Page 1
... The ISL78205 is a synchronous buck controller with a 90mΩ high side MOSFET and low side driver integrated. The ISL78205 supports a wide input voltage range from 3V to 40V. Regarding the output current capability, the ISL78205 can typically support a continuous load of 2.5A under conditions of ...
Page 2
... SYNC 19 This pin can be used to synchronize two or more ISL78205 controllers. Multiple ISL78205s can be synchronized with their SYNC pins connected together. 180 degree phase shift is automatically generated between the master and slave ICs. The internal oscillator can also lock to an external frequency source applied to this pin with square pulse waveform (with frequency 10% higher than the IC’ ...
Page 3
... RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL78205. For more information on MSL please see techbrief TB363. 3 ...
Page 4
Block Diagram VCC VIN BIAS LDO POWER-ON SGND RESET EN SYNC FS OSCILLATOR SOFT-START VCC LOGIC 5 µ PGOOD CONTROL LOGIC OCP, OVP, OTP VOLTAGE MONITOR SLOPE COMPENSATION + + 0.8V REFERENCE COMPARATOR EA FB COMP VIN (x2) ...
Page 5
... SS FS DGND SGND Typical Application Schematic II - Non-Synchronous Buck PGOOD EN SYNC VCC ILIMIT SS FS DGND SGND 5 ISL78205 VIN BOOT ISL78205 PHASE LGATE PGND FB COMP VIN BOOT ISL78205 PHASE LGATE PGND FB COMP OUT OUT FN7926.0 September 22, 2011 Datasheet pdf - http://www.DataSheet4U.net/ ...
Page 6
... CC V POR Hysteresis CC ENABLE Required Enable On Voltage Required Enable Off voltage 6 ISL78205 Thermal Information Thermal Resistance 20 Ld HTSSOP Package (Notes Maximum Junction Temperature (Plastic Package +150° +6.0V Maximum Storage Temperature Range -65°C to +150°C PHASE Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Refer to “ ...
Page 7
... PGOOD Low Voltage OVERCURRENT PROTECTION Default Cycle by Cycle Current Limit Threshold Hiccup Current Limit Threshold OVERVOLTAGE PROTECTION OV Latching-off Trip Point 7 ISL78205 Refer to “Block Diagram” on page 4 and Typical Application Schematics on page 5. Operating = 12V 4.5V -40°C to +105°C. Typicals are ...
Page 8
... Wire bonds not included. The wire bond resistance between VIN and PHASE pin is 32mΩ typical. 7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. 8 ISL78205 Refer to “Block Diagram” on page 4 and Typical Application Schematics on page 5. Operating = 12V 4.5V -40° ...
Page 9
... OUT FIGURE 7. IC DIE TEMPERATURE UNDER +25°C AMBIENT TEMPERATURE, STILL AIR, 500kHz ISL78205 24V 40V 1.5 2.0 2.5 5V, FIGURE 4. EFFICIENCY, SYNCHRONOUS BUCK, 500kHz, OUT 4.970 4.968 4.966 4.964 4.962 4.960 4.958 4.956 12V 40V 4.954 4 ...
Page 10
... FIGURE 11. SYNCHRONOUS BUCK 100mV/DIV (5V OFFSET) OUT I 1A/DIV OUT PHASE 20V/DIV 1ms/div FIGURE 13. V 24V STEP LOAD IN 10 ISL78205 (Continued) V 2V/DIV OUT FIGURE 10. SYNCHRONOUS BUCK MODE, V 36V FIGURE 12. SYNCHRONOUS BUCK MODE FIGURE 14. NON-SYNCHRONOUS BUCK, FORCE PWM MODE, V 2V/DIV ...
Page 11
... Typical Performance Curves 11 ISL78205 (Continued) V OUT PHASE 10V/DIV 5µs/div FIGURE 15. NON-SYNCHRONOUS BUCK, FORCE PWM MODE, V 10mV/DIV (5V OFFSET) 12V September 22, 2011 FN7926.0 Datasheet pdf - http://www.DataSheet4U.net/ ...
Page 12
... MIN_OFF Output Current With the high side MOSFET integrated, the maximum current that the ISL78205 can support is decided by the package and many operating conditions, including input voltage, output voltage, duty cycle, switching frequency and temperature, etc. First, the maximum DC output current is 5A limited by the package ...
Page 13
... IC. With an external square pulse waveform (with frequency 10% higher than the local frequency, 10% to 90% duty cycle and pulse width higher than 150ns) on the SYNC pin, the ISL78205 will synchronize its switching frequency to the fundamental frequency of the input waveform. The internal oscillator synchronizes with the leading edge of the input signal ...
Page 14
... However, in applications seeking achieve higher bandwidth, type III compensation is good to use. 14 ISL78205 Layout Suggestions 1. Place the input ceramic capacitors as close as possible to the IC VIN pin and power ground connecting to the power MOSFET or diode. Keep this loop (input ceramic capacitor, IC VIN pin and MOSFET/Diode) as tiny as possible to achieve the least voltage spikes induced by the trace parasitic inductance ...
Page 15
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see 15 ISL78205 Initial Release www.intersil.com/askourstaff http://rel.intersil.com/reports/sear For additional products, see www ...
Page 16
... C SEATING PLANE b 0. LEADS SIDE VIEW SEE DETAIL “X” END VIEW DETAIL X 16 ISL78205 MDP0048 HTSSOP (HEAT-SINK TSSOP) FAMILY A (N/2)+1 SYMBOL PIN #1 I.D. 0. (N/2) N/2 LEAD TIPS D1 E2 NOTES: 1. Dimension “D” does not include mold flash, protrusions or gate ...