ISL90843 Intersil Corporation, ISL90843 Datasheet - Page 9

no-image

ISL90843

Manufacturer Part Number
ISL90843
Description
Quad Digital Controlled Potentiometers
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL90843UIU1027Z
Manufacturer:
Intersil
Quantity:
40
Part Number:
ISL90843UIU1027Z
Manufacturer:
Intersil
Quantity:
500
Write Operation
A Write operation requires a START condition, followed by a
valid Identification Byte, a valid Address Byte, a Data Byte,
and a STOP condition. After each of the three bytes, the
ISL90843 responds with an ACK. At this time, the device
enters its standby state (See Figure 13).
SIGNAL AT SDA
FROM THE
SIGNALS
MASTER
SIGNALS FROM
THE SLAVE
S
T
A
R
T
0
IDENTIFICATION
1
BYTE WITH
SIGNALS FROM
SIGNAL AT SDA
SIGNALS FROM
0
R/W=0
THE MASTER
THE ISL90843
1
0 A1 A0
9
0
A
C
K
0 0 0
ADDRESS
S
A
R
T
T
BYTE
0
FIGURE 13. BYTE WRITE SEQUENCE
0
IDENTIFICATION
0 0
1
FIGURE 14. READ SEQUENCE
0
BYTE
1
0
A1
A
C
K
ISL90843
A0
S
A
R
T
T
WRITE
0
0
IDENTIFICATION
A
C
K
1
BYTE WITH
0
0 0 0 0
R/W=1
1
ADDRESS
Read Operation
A Read operation consist of a three byte instruction followed
by one or more Data Bytes (See Figure 14). The master
initiates the operation issuing the following sequence: a
START, the Identification byte with the R/W bit set to “0”, an
Address Byte, a second START, and a second Identification
byte with the R/W bit set to “1”. After each of the three bytes,
the ISL90843 responds with an ACK. Then the ISL90843
transmits Data Bytes as long as the master responds with an
ACK during the SCL cycle following the eighth bit of each
byte. The master terminates the read operation (issuing a
NACK and a STOP condition) following the last bit of the last
Data Byte (See Figure 14).
The Data Bytes are from the registers indicated by an
internal pointer. This pointer initial value is determined by the
Address Byte in the Read operation instruction, and
increments by one during transmission of each Data Byte.
After reaching the memory location 03h the pointer “rolls
over” to 00h, and the device continues to output data for
each ACK received.
0
BYTE
A1 A0
0 0 0 0
1
A
C
K
A
C
K
FIRST READ
DATA BYTE
DATA
BYTE
A
C
K
A
C
K
A
C
K
S
T
O
P
LAST READ
DATA BYTE
March 29, 2006
A
C
K
FN8095.2
O
S
T
P

Related parts for ISL90843