AD9520-0 Analog Devices, Inc., AD9520-0 Datasheet - Page 18

• Manufacturer Part Number: AD9520-0
• Description: 12 Lvpecl/24 Cmos Output Clock Generator With Integrated 2.8 Ghz Vco
• Manufacturer: Analog Devices, Inc.

AD9520-0
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 21. Pin Function Descriptions
Pin No.
1, 11, 12,32,
40, 41,49,
57, 60, 61
2
3
4
5
6
7
8
9
10
13
14
Input/
Output
I
O
O
I
O
O
I
I
I
O
I
I
Power
Loop filter
Pin
Type
3.3 V CMOS
3.3 V CMOS
Power
Loop filter
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
Loop filter
Differential
clock input
Differential
clock input
SCLK/SCL
NOTES
1. EXPOSED DIE PAD MUST BE CONNECTED TO GND.
REF_SEL
REFMON
BYPASS
STATUS
SYNC
Mnemonic
VS
REFMON
LD
VCP
CP
STATUS
REF_SEL
SYNC
LF
BYPASS
CLK
CLK
VCP
CLK
CLK
VS
LD
CP
VS
VS
CS
LF
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
PIN 1
INDICATOR
Figure 5. Pin Configuration
Description
3.3 V Power Pins.
Reference Monitor (Output). This pin has multiple selectable outputs.
Lock Detect (Output). This pin has multiple selectable outputs.
Power Supply for Charge Pump (CP); VS < VCP < 5.0 V. VCP must still be
connected to 3.3 V if PLL is not used.
Charge Pump (Output). This pin connects to external loop filter. This pin can be
left unconnected if the PLL is not used.
Programmable Status Output.
Reference Select. It selects REF1 (low) or REF2 (high). This pin has an internal 30 kΩ
pull-down resistor.
Manual Synchronizations and Manual Holdover. This pin initiates a manual
synchronization and is used for manual holdover. Active low. This pin has an
internal 30 kΩ pull-up resistor.
Loop Filter (Input). It connects internally to the VCO control voltage node.
This pin is for bypassing the LDO to ground with a 220 nF capacitor.
Along with CLK, this pin is the differential input for the clock distribution section.
Along with CLK, this pin is the differential input for the clock distribution section.
If a single-ended input is connected to the CLK pin, connect a 0.1 μF bypass capacitor
from this pin to ground.
Rev. 0 | Page 18 of 84
(Not to Scale)
AD9520
TOP VIEW
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
OUT3 (OUT3A)
OUT3 (OUT3B)
VS_DRV
OUT4 (OUT4A)
OUT4 (OUT4B)
OUT5 (OUT5A)
OUT5 (OUT5B)
VS
VS
OUT8 (OUT8B)
OUT8 (OUT8A)
OUT7 (OUT7B)
OUT7 (OUT7A)
VS_DRV
OUT6 (OUT6B)
OUT6 (OUT6A)