stmpe610 STMicroelectronics, stmpe610 Datasheet
stmpe610
Available stocks
Related parts for stmpe610
stmpe610 Summary of contents
Page 1
... C). A separate GPIO expander is often used in mobile multimedia platforms to solve the problems of the limited amount of GPIOs typically available on the digital engine. The STMPE610 offers great flexibility, as each I/O can be configured as input, output or specific functions. The device has been designed with very low quiescent current and includes a wakeup feature for each I/O, to optimize the power consumption of the device ...
Page 2
... Write operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5 SPI interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.1 SPI protocol definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.1.1 5.1.2 5.1.3 5.2 SPI timing modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.2.1 6 STMPE610 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7 System and identification registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 8 Interrupt system . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 9 Analog-to-digital converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 10 Touch screen controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 10.1 Driver and switch control unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 11 Touch screen controller programming sequence . . . . . . . . . . . . . . . . 41 2/58 Register read ...
Page 3
... STMPE610 12 GPIO controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 12.0.1 13 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 13.1 Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 14 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 15 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 16 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 Power-up reset (POR Contents 3/58 ...
Page 4
... STMPE610 functional overview 1 STMPE610 functional overview The STMPE610 consists of the following blocks: 2 ● and SPI interface ● Analog-to-digital converver (ADC) ● Touch screen controller (TSC) ● Driver and switch control unit ● Temperature sensor ● GPIO controller Figure 1. STMPE610 functional block diagram ...
Page 5
... STMPE610 2 Pin configuration and functions Figure 2. STMPE610 pin configuration (top through view) Table 2. Pin assignments Pin A0/Data Out STMPE610 Name Y- Y-/GPIO-7 INT Interrupt output ( address in Reset, Data out in SPI mode (V ...
Page 6
... Pin configuration and functions 2.1 Pin functions The STMPE610 is designed to provide maximum features and flexibility in a very small pin- count package. Most of the pins are multi-functional. The following table shows how to select the pin’s function. Table 3. IN2, IN3 pin configuration Pin / control ...
Page 7
... STMPE610 and SPI interface 3.1 Interface selection The STMPE610 interfaces with the host CPU via a I the selection of interface protocol at reset state. Figure 3. STMPE610 interface Table 5. Interface selection pins Pin DIN DOUT SPI I/F CLK module CS SDAT I/F SCLK ...
Page 8
... I2C interface interface The addressing scheme of STMPE610 is designed to allow devices to be connected 2 to the same I C bus. Figure 4. STMPE610 I GND VCC SCLK SDAT 2 Table address For the bus master to communicate to the slave device, the bus master must initiate a Start condition and be followed by the slave device address ...
Page 9
... STMPE610 2 Table timing Symbol f SCL clock frequency SCL t Clock low period LOW t Clock high period HIGH t SDA and SCL fall time F START condition hold time (after this t HD:STA period the first clock is generated) START condition setup time (only relevant t SU:STA ...
Page 10
... Device Reg Device Address Address Address Device Reg Device Address Address Address Data Device Reg to be Address Address written Reg Device Data to Address Address Write Master Slave STMPE610 Data Read Data Data Data Read + 1 Read Read + 2 Data to Data to Write + 1 Write + 2 ...
Page 11
... STMPE610 4.3 Read operation A write is first performed to load the register address into the Address Counter but without sending a Stop condition. Then, the bus master sends a reStart condition and repeats the Device Address with the R/W bit set to 1. The slave device acknowledges and outputs the content of the addressed byte ...
Page 12
... SPI interface 5 SPI interface The SPI interface in STMPE610 uses a 4-wire communication connection (DATA IN, DATA OUT, CLK, CS). In the diagram, “Data in” is referred to as MOSI (master out slave in) and “DATA out” is referred to as MISO (master in slave out). 5.1 SPI protocol definition The SPI (serial peripheral interface) follows a byte sized transfer protocol. All transfers begin with an assertion of CS_n signal (falling edge) ...
Page 13
... STMPE610 5.1.2 Register write The following steps need to be followed for register write through SPI. 1. Assert CS_n by driving a '0' on this pin. 2. Drive a '0' on the first SCL launch clock on MOSI to select a write operation. 3. The next 7 bits on MOSI denote the 7-bit register address (MSB first). ...
Page 14
... CSZ MISO 14/58 Description Min 1 500 500 − − 300 1 Timing Typ Max − − − − − − − 20 − 330 − − − − − − − − − − STMPE610 Unit µ µs µs µs µs ns µs ...
Page 15
... STMPE610 Figure 7. SPI timing specification SPI interface 15/58 ...
Page 16
... STMPE610 registers 6 STMPE610 registers This section lists and describes the registers of the STMPE610 device, starting with a register map and then provides detailed descriptions of register types. Table 11. Register summary map table Address Register name 0x00 CHIP_ID 0x02 ID_VER 0x03 SYS_CTRL1 0x04 SYS_CTRL2 ...
Page 17
... Data port for touch screen 32 R 0x00000000 controller data access Select the range and 8 RW 0x00 accuracy of the pressure measurement Data port for touch screen 8 R 0x00 controller data access Touch screen controller 8 R/W 0x00 drive I Touch screen controller 8 R/W 0x00 shield STMPE610 registers Function 17/58 ...
Page 18
... Description: 16-bit revision number 18/58 Bit Type Reset 16 R 0x0811 R/W 8 R/W 8 R/W Device identification Revision number STMPE610 Function Device identification Revision number 0x03 0x01 for engineering sample 0x03 for final silicon 0x00 Reset control 0x0F Clock control 0x01 SPI interface configuration ...
Page 19
... Description: The reset control register enables to reset the device [7:2] RESERVED [1] SOFT_RESET: Reset the STMPE610 using the serial communication interface [0] HIBERNATE: Force the device into hibernation mode. Forcing the device into hibernation mode by writing ‘1’ to this bit would disable the hot-key feature ...
Page 20
... This bit defines whether the SPI transaction follows an addressing scheme that internally autoincrements or not [1] SPI_CLK_MOD1: This bit reflects the value of the SCAD/A0 pin during power-up reset [0] SPI_CLK_MOD0: This bit reflects the value of the SCAD/A0 pin during power-up reset 20/58 SPI interface configuration AUTO_INCR STMPE610 1 0 SPI_CLK_MOD1 SPI_CLK_MOD0 ...
Page 21
... STMPE610 8 Interrupt system The STMPE610 uses a 2-tier interrupt structure. The ADC interrupts and GPIO interrupts are ganged as a single bit in the “interrupt status register”. The interrupts from the touch screen controller and temperature sensor can be seen directly in the interrupt status register ...
Page 22
... Active high/rising edge 0: Active low/falling edge [1] INT_TYPE: This bit sets the type of interrupt signal required by the host 1: Edge interrupt 0: Level interrupt [0] GLOBAL_INT: This is master enable for the interrupt system 1: Global interrupt 0: Stops all interrupts 22/58 Interrupt control register INT_POLARITY STMPE610 1 0 INT_TYPE GLOBAL_INT ...
Page 23
... STMPE610 INT_EN GPIO ADC RESERVED Address: 0x0A Type: R/W Reset: 0x00 Description: The interrupt enable register is used to enable the interruption from a system related interrupt source to the host. [7] GPIO: Any enabled GPIO interrupts [6] ADC: Any enabled ADC interrupts [5] RESERVED [4] FIFO_EMPTY: FIFO is empty ...
Page 24
... ISG[x]: GPIO interrupt status (where Read: Interrupt status of the GPIO[x]. Reading the register will clear any bits that have been set to '1' Write: Writing to this register has no effect 24/58 GPIO interrupt enable register IEG[x] GPIO interrupt status register ISG[x] STMPE610 ...
Page 25
... STMPE610 9 Analog-to-digital converter An 8-input,12-bit analog-to-digital converter (ADC) is integrated in the STMPE610. The ADC can be used as a generic analog-to-digital converter touch screen controller capable of controlling a 4-wire resistive touch screen. AddINT_EN Table 13. ADC controller register summary table Address Register name ...
Page 26
... Not valid [3] MOD_12B: Selects 10 or 12-bit ADC operation 1: 12 bit ADC 0: 10 bit ADC [2] RESERVED [1] REF_SEL: Selects between internal or external reference for the ADC 1: External reference 0: Internal reference [0] RESERVED 26/58 ADC control MOD_12B STMPE610 2 1 RESERVED REF_SEL RESERVED 0 ...
Page 27
... STMPE610 ADC_CTRL2 Address: 0x21 Type: R/W Reset: 0x01 Description: ADC control. [7] RESERVED [6] RESERVED [5] RESERVED [4] RESERVED [3] RESERVED [2] RESERVED [1:0] ADC_FREQ: Selects the clock speed of ADC 00: 1.625 MHz typ. 01: 3.25 MHz typ. 10: 6.5 MHz typ. 11: 6.5 MHz typ. ADC_CAPT Address: 0x22 Type: R/W Reset: 0xFF Description: To initiate ADC data acquisition [7:0] CH[7:0]: ADC channel data capture Write '1' to initiate data acquisition for the corresponding channel ...
Page 28
... DATA[11:0]: ADC channel data If TSC is enabled, CH3-0 is used for TSC and all readings to these channels give 0x0000 The ADC in STMPE610 operates on an internal RC clock with a typical frequency of 6.5 MHz. The total conversion time in ADC mode depends on the "SampleTime" setting, and the clock division field 'Freq'. ...
Page 29
... STMPE610 10 Touch screen controller The STMPE610 is integrated with a hard-wired touch screen controller for 4-wire resistive type touch screen. The touch screen controller is able to operate completely autonomously, and will interrupt the connected CPU only when a pre-defined event occurs. Figure 9. Touch screen controller block diagram FIFO 10 ...
Page 30
... FIFO can be programmed to generate an interrupt when it is filled to a pre-determined level. Sampling The STMPE610 touch screen controller has an internal 180 kHz, 12-bit ADC able to execute autonomous driving/sampling. Each "sample" consists of 4 ADC readings that provide the X and Y locations, as well as the touch pressure. ...
Page 31
... STMPE610 Oversampling and averaging function The STMPE610 touch screen controller can be configured to oversample by 2/4/8 times and provide the averaged value as final output. This feature helps to reduce the effect of surrounding noise. Table 15. Touch screen controller register summary table Address Register name 0x40 TSC_CTRL ...
Page 32
... OP_MOD: TSC operating mode 000 acquisition 001 only 010: X only 011: Y only 100: Z only This field cannot be written on, when [0] EN: Enable TSC 32/58 Touch screen controller control register OP_MOD STMPE610 ...
Page 33
... STMPE610 TSC_CFG TOUCH_DET AVE_CTRL_1 AVE_CTRL_0 _DELAY_2 Address: 0x41 Type: R/W Description: Touch screen controller configuration register. [7:6] AVE_CTRL_1/0: Average control 00=1 sample 01=2 samples 10=4 samples 11=8 samples [5:3] TOUCH_DET_DELAY_2/1/0: Touch detect delay 000 - 10 µs 001 - 50 µs 010 = 100 µs 011 = 500 µs 100 = 1 ms 101 = 5 ms ...
Page 34
... Touch screen controller WDW_TR_Y 7 Address: 0x44 Type: R/W Reset: 0x0FFF Description: Window setup for top right Y coordinates [11:0] TR_X: bit 11:0 of top right Y coordinates 34/58 Window setup for top right TR_Y [11:0] STMPE610 ...
Page 35
... STMPE610 WDW_BL_X 7 Address: 0x46 Type: R/W Reset: 0x0000 Description: Window setup for bottom left X coordinates [11:0] BL_X: bit 11:0 of bottom left X coordinates WDW_BL_Y 7 Address: 0x48 Type: R/W Reset: 0x0000 Description: Window setup for bottom left Y coordinates [11:0] BL_X: bit 11:0 of bottom left Y coordinates FIFO_TH Address: 0x4A ...
Page 36
... Write '1' : Resets FIFO. All data in FIFO will be cleared. When TSC is enabled, FIFO resets automatically. FIFO_SIZE RESERVED Address: 0x4C Type: R Reset: 0x00 Description: Current number of samples available [7:0] FIFO_SIZE: Number of samples available 36/58 FIFO threshold FIFO_TH_TRIG FIFO size 4 3 FIFO_SIZE STMPE610 2 1 RESERVED FIFO_RESET ...
Page 37
... STMPE610 TSC_DATA_X Address: 0x4D Type: R Reset: 0x0000 Description: Bit 11 dataTSC_DATA_Y [11:0] DATAY[11:0]: Bit 11 data Address: 0x4F Type: R Reset: 0x0000 Description: Bit 11 data [11:0] DATAY[11:0]: bit 11 data TSC_DATA_Z Address: 0x51 Type: R Reset: 0x0000 Description: Bit 7 data ...
Page 38
... Touch screen controller DATA 4 3 DATA Number of Byte0 from TSC_DATA [3: [11: [11: [3: [11: [11: [11: [3: [11: [3: − [7: STMPE610 2 1 Byte1 Byte2 [7: [7: − [7: − − − − − − 0 Byte3 ...
Page 39
... STMPE610 TSC_FRACTION_Z RESERVED Address: 0x56 Type: R Reset: 0x00 Description: This register allows to select the range and accuracy of the pressure measurement [7:3] RESERVED [2:0] FRACTION_Z: 000: Fractional part is 0, whole part is 8 001: Fractional part is 1, whole part is 7 010: Fractional part is 2, whole part is 6 ...
Page 40
... Type: R Reset: 0x00 Description: Writing each bit would ground the corresponding touch screen wire [7:4] RESERVED [3:0] SHIELD[3:0]: Write 1 to GND X+, X-, Y+, Y- lines 40/58 Touch screen controller drive RESERVED Touch screen controller shield STMPE610 1 0 DRIVE ...
Page 41
... STMPE610 11 Touch screen controller programming sequence The following are the steps to configure the touch screen controller (TSC): a) Disable the clock gating for the touch screen controller and ADC in the SYS_CFG2 register. b) Configure the touch screen operating mode and the window tracking index. ...
Page 42
... In order to prevent confusion recommended that the user not mix the data fetching format (TSC_DATA_X, TSC_DATA_Y, TSC_DATA_Z, TSC_DATA_XYZ and TSC_DATA) between one reading and the next also recommended that the user should perform a FIFO reset and TSC disabling when the ADC or TSC setting are reconfigured. 42/58 STMPE610 ...
Page 43
... GPIO controller A total of 6 GPIOs are available in the STMPE610 port expander device. Most of the GPIOs share physical pins with some alternate functions. The GPIO controller contains the registers that allow the host system to configure each of the pins into either a GPIO, or one of the alternate functions ...
Page 44
... Writing ‘0’ has no effect. GPIO_MP_STA Address: 0x12 Type: R/W Reset: 0x00 Description: GPIO monitor pin state. Reading this bit yields the current state of the bit. Writing has no effect. 44/58 GPIO set pin register Clear pin state register GPIO monitor pin state register STMPE610 ...
Page 45
... STMPE610 GPIO_DIR Address: 0x13 Type: R/W Reset: 0x00 Description: GPIO set pin direction register. Writing ‘0’ sets the corresponding GPIO to input state, and ‘1’ sets it to output state. All bits are ‘0’ on reset. GPIO_ED_STA Address: 0x14 Type: R/W Reset: 0x00 Description: GPIO edge detect status register ...
Page 46
... V The touch screen is always powered by V above 2 advised. 12.0.1 Power-up reset (POR) The STMPE610 is equipped with an internal POR circuit that holds the device in reset state, until the V supply input is valid. The internal POR is tied to the V IO 46/58 ...
Page 47
... STMPE610 13 Maximum rating Stressing the device above the ratings listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied ...
Page 48
... Maximum rating Table 19. Power consumption (continued) Symbol I IO- I/O supply current hibernate 48/58 Parameter Test condition Hibernate state, no I2C/SPI activity − 1.8 3 Hibernate state, no I2C/SPI activity STMPE610 Value Unit Min Typ Max − 0.5 1 µA − 1.0 3.0 µA ...
Page 49
... STMPE610 14 Electrical specifications Table 20. DC electrical characteristics (-40 standard JESD-8-7) Symbol V Input voltage low state IL V Input voltage high state IH V Output voltage low state V OL Output voltage high V OH state V Output voltage low state C/SPI) V Output voltage high OH 2 state ...
Page 50
... Including internal V ref − − Test condition Min − − − Duration 100 ms Test condition Min 2.45 − − Internal reference ON − Internal reference OFF STMPE610 Value Unit Typ Max − ref − − − 0.1 µA − ...
Page 51
... STMPE610 15 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ® ECOPACK trademark. Figure 12. Package outline for QFN16 ( mm) - 0.50 mm pitch 1 ...
Page 52
... Package mechanical data Table 25. Package mechanical data for QFN16 ( mm) - 0.50 mm pitch Symbol 52/58 Millimeters Min Typ 0.80 0.90 − 0.02 − 0.20 0.18 0.25 − 3.00 1.55 1.70 − 3.00 1.55 1.70 − 0.50 − 0.20 0.30 0.40 − 0.09 STMPE610 Max 1.00 0.05 − 0.30 − 1.80 − 1.80 − − 0.50 − ...
Page 53
... STMPE610 Figure 13. Recommended footprint for QFN16 ( mm) - 0.50 mm pitch Table 26. Footprint dimensions Symbol Millimeters Min Typ − 3.8 − 3.8 − 0.5 − 0.3 − 0.8 − 1.5 − 0.35 Package mechanical data Max − − − − − − − 53/58 ...
Page 54
... Package mechanical data Figure 14. Carrier tape for QFN16 ( mm) - 0.50 mm pitch 54/58 STMPE610 7875978 ...
Page 55
... STMPE610 Figure 15. Reel information for QFN16 ( mm) - 0.50 mm pitch Package mechanical data 7875978_14 55/58 ...
Page 56
... Package mechanical data Figure 16. Marking specifications 56/58 STMPE610 ...
Page 57
... STMPE610 16 Revision history Table 27. Document revision history Date 07-Apr-2009 Revision 1 Initial release. Revision history Changes 57/58 ...
Page 58
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 58/58 Please Read Carefully: © 2009 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com STMPE610 ...