mc68hc912bd32 Freescale Semiconductor, Inc, mc68hc912bd32 Datasheet - Page 104

no-image

mc68hc912bd32

Manufacturer Part Number
mc68hc912bd32
Description
16-bit Device Composed Of Standard On-chip Peripherals
Manufacturer
Freescale Semiconductor, Inc
Datasheet
SLOW — Slow Mode Divider Register
Slow Mode Divider
CGM Register Description
Clocks
MC68HC912BD32 Rev 1.0
RESET:
Bit 7
NOTE:
0
0
6
0
0
The slow mode divider is included to deliver a variable bus frequency to
the MCU in wait mode. The bus clocks are derived from the constant P
clock. The slow clock counter divides the P clock and E clock frequency
in powers of 2, up to 128. When the slow control register is cleared or
the part is not in wait mode, the slow mode divider is off and the bus
clocks frequency is not changed.
The clock monitor is clocked by the system clock (oscillator) reference;
the slow mode divider allows operation of the MCU at clock periods
longer than the clock monitor trigger time.
SLDV2–SLDV0 — Slow Mode Divisor Selector Bits
The value 2 raised to the power indicated by these three bits, produce
the slow mode frequency divider. The range of the divider is 2 to 128
by steps of power of 2. When the bits are clear, the divider is
bypassed.
resulting bus rate for three example oscillator frequencies.
Freescale Semiconductor, Inc.
For More Information On This Product,
5
0
0
Go to: www.freescale.com
Figure 19
4
0
0
Clocks
shows the divider for all bit conditions and the
3
0
0
SLDV2
2
0
SLDV1
1
0
SLDV0
Bit 0
0
$00E0
4-clock

Related parts for mc68hc912bd32