mc68hc05l25 Freescale Semiconductor, Inc, mc68hc05l25 Datasheet - Page 39

no-image

mc68hc05l25

Manufacturer Part Number
mc68hc05l25
Description
M68hc05 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Chapter 5
Resets
5.1 Introduction
The MCU can be reset from three sources: one external input and two internal restart conditions. The
RESET pin is an input with a Schmitt trigger as shown in
external pins will be reset by the synchronous reset signal (RST) coming from a latch, which is
synchronized to the PH2 bus clock and set by any of the three reset sources.
5.2 External Reset (RESET)
The RESET pin is the only external source of a reset. This pin is connected to a Schmitt trigger input gate
to provide an upper and lower threshold voltage separated by a minimum amount of hysteresis. This
external reset occurs whenever the RESET pin is pulled below the lower threshold and remains in reset
until the RESET pin rises above the upper threshold. This active low input will generate the RST signal
and reset the CPU and peripherals. Termination of the external RESET input or the internal COP
watchdog reset are the only reset sources that can alter the operating mode of the MCU.
5.3 Internal Resets
The two internally generated resets are the initial power-on delay function and the COP watchdog timer
reset. Termination of the external RESET input or the internal COP watchdog timer are the only reset
sources that can alter the operating mode of the MCU. The other internal resets will not have any effect
on the mode of operation when their reset state ends.
Freescale Semiconductor
RESET
ADDRESS
DATA
OSC
V
DD
Activation of the RST signal generally is referred to as reset of the device,
unless otherwise specified.
POWER-ON DELAY
COP WATCHDOG
(COPR)
(POD)
Figure 5-1. Reset Block Diagram
MC68HC05L25 Data Sheet, Rev. 3.1
PH2 IS AN INTERNAL BUS
NOTE
Figure
PH2
5-1. All peripheral modules which drive
LATCH
S
CPU
RST
PERIPHERALS
TO OTHER
39

Related parts for mc68hc05l25