lm4550 National Semiconductor Corporation, lm4550 Datasheet - Page 22

no-image

lm4550

Manufacturer Part Number
lm4550
Description
Ac ?97 Rev 2.1 Multi-channel Audio Codec With Stereo Headphone Amplifier, Sample Rate Conversion And National 3d Sound
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lm4550BVH
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
lm4550BVH/NOPB
Manufacturer:
STM
Quantity:
1 872
Part Number:
lm4550BVH/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
lm4550BVHX
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
lm4550BVHX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
lm4550VH/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
AC’97 2.1 Multiple Codec
(Continued)
10097223
Secondary Codec Register Access Definitions
By definition there can be one Primary Codec (ID00) and up to three Secondary Codecs (ID01, 10, and 11). The Codec ID
functions as a chip select. Secondary devices are individually accessible and they do not share registers.
SLOT0:
Bit 15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Valid
Slot 1
Slot 2
Slot 3
Slot 4
Slot 5
Slot 6
Slot 7
Slot 8
Slot 9
ID 1
ID 0
Frame
Valid
Valid
Valid
Valid
Valid
Valid
Valid
Valid
Valid
For Secondary Codec access, the controller must invalidate the tag bits for Command Address and Data (Slot 0, bits 14 and 13)
and place a non-zero value (01, 10, or 11) into the Code ID field (Slot 0, bits 1 and 0). The value set in the Codec ID field
determines which of the three possible Secondary Codecs is accessed. Secondary Codecs disregard Command Address and
Data (Slot 0, bits 14 and 13) tag bits when they see a 2-bit Codec ID value (Slot 0, bits 1 and 0) that matches their configuration.
For a read operation, bits 1 and 0 are set when bit 14 (Slot 1) contains valid data. For a write operation, bits 1 and 0 are set when
bits 14 and 13 (Slots 1 and 2) contain valid data. The write operation requires the register address and the write data to be valid
within the same frame. Bits 1 and 0 must be cleared when accessing the primary Codec. They must also be cleared during the
idle period where no register read or write is pending. The physical address of a Codec is determined by the ID (0,1) input pins
(pin 45, and 46).
www.national.com
22

Related parts for lm4550