sak-xc2365a-72fxxl Infineon Technologies Corporation, sak-xc2365a-72fxxl Datasheet - Page 104

• Manufacturer Part Number: sak-xc2365a-72fxxl
• Description: 16/32-bit Single-chip Microcontroller With 32-bit Performance
• Manufacturer: Infineon Technologies Corporation

Variable Memory Cycles
External bus cycles of the XC236xA are executed in five consecutive cycle phases (AB,
C, D, E, F). The duration of each cycle phase is programmable (via the TCONCSx
registers) to adapt the external bus cycles to the respective external module (memory,
peripheral, etc.).
The duration of the access phase can optionally be controlled by the external module
using the READY handshake input.
This table provides a summary of the phases and the ranges for their length.
Table 30
Bus Cycle Phase
Address setup phase, the standard duration of this
phase (1 … 2 TCS) can be extended by 0 … 3 TCS
if the address window is changed
Command delay phase
Write Data setup/MUX Tristate phase
Access phase
Address/Write Data hold phase
Note: The bandwidth of a parameter (from minimum to maximum value) covers the
Note: Operating Conditions apply.
Data Sheet
whole operating range (temperature, voltage) as well as process variations. Within
a given device, however, this bandwidth is smaller than the specified range. This
is also due to interdependencies between certain parameters. Some of these
interdependencies are described in additional notes (see standard timing).
Programmable Bus Cycle Phases (see timing diagrams)
XC2361A, XC2363A, XC2364A, XC2365A
XC2000 Family Derivatives / Base Line
104
Parameter Valid Values Unit
tpAB
tpC
tpD
tpE
tpF
Electrical Parameters
0 … 3
0 … 1
0 … 3
1 … 2 (5)
1 … 32
V2.0, 2009-03
TCS
TCS
TCS
TCS
TCS