lm2324 National Semiconductor Corporation, lm2324 Datasheet - Page 9

• Manufacturer Part Number: lm2324
• Description: Pllatinum? 2.0 Ghz Frequency Synthesizer For Rf Personal Communications
• Manufacturer: National Semiconductor Corporation

Notes: X denotes don’t care.
2.0 Programming Description
2.3.4.1 Control Word Truth Table
The Counter Reset enable bit when activated allows the reset of both N and R counters. Upon powering up the N counter re-
sumes counting in “close” alignment with the R counter. (The maximum error is one prescaler cycle).
Both synchronous and asynchronous power down modes are available with the LMX2324 to be able to adapt to different types
of applications. The MICROWIRE control register remains active and capable of loading and latching in data during all of the pow-
erdown modes.
Synchronous Power down Mode
The PLL loops can be synchronously powered down by setting the counter reset mode bit to LOW (N[1] = 0) and its power down
mode bit to HIGH (N[0] = 1). The power down function is gated by the charge pump. Once the power down mode and counter
reset mode bits are loaded, the part will go into power down mode upon the completion of a charge pump pulse event.
Asynchronous Power down Mode
The PLL loops can be asynchronously powered down by setting the counter reset mode bit to HIGH (N[1] = 1) and its power down
mode bit to HIGH (N[0] = 1), or by setting CE pin LOW. The power down function is NOT gated by the charge pump. Once the
power down and counter reset mode bits are loaded, the part will go into power down mode immediately.
The R and N counters are disabled and held at load point during the synchronous and asynchronous power down modes. This
will allow a smooth acquisition of the RF signal when the PLL is programmed to power up. Upon powering up, both R and N
counters will start at the ‘zero’ state, and the relationship between R and N will not be random.
Serial Data Input Timing
Notes: Parenthesis data indicates programmable reference divider data.
Data shifted into register on clock rising edge.
Data is shifted in MSB first.
Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around V
amplitudes of 1.6V
CE
1
1
1
1
0
@
V
CC
= 2.7V and 3.3V
CNT_RST
@
X
V
0
0
1
1
CC
= 5.5V.
(Continued)
9
PWDN
0
1
0
1
X
CC
/2. The test waveform has an edge rate of 0.6 V/ns with
Normal Operation
Synchronous Powerdown
Counter Reset
Asynchronous Powerdown
Asynchronous Powerdown
Function
DS101030-5
www.national.com