at2450 Arrive Technologies, Inc., at2450 Datasheet - Page 4

• Manufacturer Part Number: at2450
• Description: Deep Channelization Multi-protocol Processor
• Manufacturer: Arrive Technologies, Inc.

F
S
C
US
© 2007 Arrive Technologies All Rights Reserved
F
S
C
O
E
O
r
E
r
o
o
N
A
N
A
s
s
network interfaces for 4xOC-12/3 or STM-4/1s with
loop-timed capability
on-chip CDR or parallel via 8-bit data with clock
including
order pointer processing and alignment
through a selectable 511-channel pool
detection
hardware BER detection
Transparency
applications
Provides independently-programmable, channelized
Each OC-12/3 or STM-4/1 interface can be serial with
Independent Clocking modes for each transmit STS/VC
Full SONET/SDH Section/Line Overhead processing
Hardware based APS-L processing for Linear/BLSR
Hardware based UPSR/SNCP and BPSR/MSSP processing
Standard Contiguous and any Random Hi-order and Lo-
Full STS/VC and VT/TU Path monitoring/termination
Full SONET/SDH Line 10
Selectable 511 STS/VC, VT/TU with 10
Full TOH and flexible 64 POH channels add/drop port
Selectable 128 STS-1 Transport Overhead (TOH)
Hitless backplane switching
Provides multi-level cross-connection
Non-blocking STS/AU/VT/TU for OC-12/STM-4 ADM
STS/AU cross-connect
TU3 cross-connect
VT/TU cross-connect
E
E
s
s
T
T
w
T
−
−
−
-
−
−
−
−
−
−
−
−
−
−
−
−
T
-
U
U
C
C
/
/
S
S
R
o
R
o
level
application
basis
plus flexible diagnostic arrangements for BERT
testing
VT2/TU12s
application
VT1.5/TU11/ VT2/TU12 basis
out, plus flexible diagnostic arrangements for
BERT testing
Derived from corresponding receive STS/VC
Derived from any of SONET/SDH lines
Internal generation by the Europa system clock
Full, non-blocking cross-connect for STS-1/VC-3
STS/VC path select for UPSR/SNCP
Multicast and broadcast on per STS-1/VC-3 basis
Full, non-blocking cross-connect for TU3s
Supports TU3 path select for UPSR/SNCP
Supports multicast and broadcast on per TU3
Provides DS3/E3 payload loopbacks in and out,
Full, non-blocking cross-connect for VT1.5/TU11/
Supports cross-connect for all types of VT/TU
Supports VT/TU path select for UPSR/SNCP
Supports multicast and broadcast on per
Provides DS1/E1/J1 payload loopbacks in and
D
D
w
n
n
E
E
H
H
n
n
E
Deep Channelization Multi-Protocol Processor
Rev. 2.0 – July 2008
E
S
S
e
e
U
U
F
F
w
c
c
S
S
e
e
t
R
t
R
a
a
U
U
F
F
O
O
t
t
e
.
e
u
u
M
M
a
P
a
P
r
r
M
e
e
t
t
M
A
A
u
u
a
s
s
r
r
A
A
e
e
-3
R
R
s
s
r
to 10
Y
Y
r
-9
hardware BER
i
v
-3
to 10
e
-9
t
e
c
D
E
D
E
h
3
S
3
S
3
3
F
F
n
clear-channel or subrate
including
End And Far-End), LOMF (Loss Of Multi-Frame)
formats for Quickeagle (DigitalLink), Kentrox, Adtran,
Verilink and Larscom (CSU/DSUs)
or clear-channel
including
Up to 24 DS3 framers
Supports C-bit parity or M23 framing with channelized,
Independent Clocking modes for each transmit DS3
Loopback capabilities:
Supports loopback detection/insertion
BERT generator and detector at DS3 level including
Local and remote performance monitoring
Detect and insert BOC (Bit Oriented Commands)
Alarm and event detection: AIS, RDI, LOS and LOF (Near-
Un-channelized DS3 supporting subrate and scrambling
Up to 24 E3 framers
Supports ITU-T G.751 or G.832 framing with channelized
Independent Clocking modes for each transmit E3
Loopback capabilities:
Loopback modes: DTE, local, dual, and network
BERT at E3 level including
Performance data collection
Framing pattern errors accumulation
BIP-8 error counts (Path-Parity Errors)
Far-End Block Error (FEBE) counts
E3 alarm/event detection: AIS, LOF, RAI, OOF, FERF
e
e
F
F
a
a
e
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
e
t
t
o
a
a
u
u
t
t
r
r
from 1-bit to 32-bit
from 1-bit to 32-bit
u
u
Derived from corresponding receive DS3
Derived from any of SONET/SDH lines
Internal generation by the Europa system clock
Remote line loopback
Remote payload loopback
Local line loopback
Local payload loopback
DS3 FEAC channel for C-bit parity
C-bit inversion for M23
PRBS 9/11/15/20/23 (inverted or not)
A configurable fixed pattern which is selectable
Derived from corresponding receive E3
Derived from any of SONET/SDH lines
Internal generation by the Europa system clock
Remote line loopback
Remote payload loopback
Local line loopback
Local payload loopback
PRBS 9/11/15/20/23 (inverted or not)
A configurable fixed pattern which is selectable
e
e
l
r
r
s
s
e
e
s
s
o
g
AT2450 Preliminary Short Data Sheet
i
e
s
.
c
o
m
VIETNAM
Page 4