w9425g6jh Winbond Electronics Corp America, w9425g6jh Datasheet - Page 9

no-image

w9425g6jh

Manufacturer Part Number
w9425g6jh
Description
4 M
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
w9425g6jh-4
Manufacturer:
PANASONIC
Quantity:
500 000
Part Number:
w9425g6jh-4
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
w9425g6jh-4
Quantity:
460
Part Number:
w9425g6jh-5
Manufacturer:
INFINEON
Quantity:
763
Part Number:
w9425g6jh-5
Manufacturer:
WINBOND
Quantity:
5 800
Part Number:
w9425g6jh-5
Manufacturer:
WINBOND
Quantity:
6 990
Part Number:
w9425g6jh-5
Manufacturer:
WINBOND
Quantity:
2 890
Part Number:
w9425g6jh-5
Manufacturer:
WINBOND
Quantity:
864
Part Number:
w9425g6jh-5
Manufacturer:
WINBOND
Quantity:
4 680
Part Number:
w9425g6jh-5
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w9425g6jh-5
0
Company:
Part Number:
w9425g6jh-5I
Quantity:
16
7. FUNCTIONAL DESCRIPTION
7.1
Command
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
CLK
CLK
Power Up Sequence
1) Apply V
2) Apply V
Apply power and attempt to CKE at a low state ( ≤ 0.2V), all other inputs may be undefined
Start Clock and maintain stable condition for 200 µS (min.).
After stable power and clock, apply NOP and take CKE high.
Issue precharge command for all banks of the device.
Issue EMRS (Extended Mode Register Set) to enable DLL and establish Output Driver Type.
Issue MRS (Mode Register Set) to reset DLL and set device to idle with bit A8.
(An additional 200 cycles(min) of clock are required for DLL Lock before any executable
command applied.)
Issue precharge command for all banks of the device.
Issue two or more Auto Refresh commands.
Issue MRS-Initialize device operation with the reset DLL bit deactivated A8 to low.
maintain stable
for 200 µS min.
PREA
Inputs
t
DD
DDQ
RP
before or at the same time as V
Enable DLL
before or at the same time as V
EMRS
2 Clock min.
Initialization sequence after power-up
DLL reset with A8 = High
MRS
2 Clock min.
PREA
- 9 -
t
RP
DDQ
TT
AREF
.
and V
200 Clock min.
REF
t
Publication Release Date: May 26, 2010
RFC
.
AREF
W9425G6JH
t
RFC
Disable DLL reset with A8 = Low
Revision A01
MRS
2 Clock min.
CMD
ANY

Related parts for w9425g6jh