dsm2180f3 STMicroelectronics, dsm2180f3 Datasheet - Page 27

• Manufacturer Part Number: dsm2180f3
• Description: Dsm Digital Signal Processor System Memory For Analog Devices Adsp-218x Family 5v Supply
• Manufacturer: STMicroelectronics

DECODE PLD (DPLD)
The DPLD, shown in Figure 14, is used for decod-
ing the address for internal and external compo-
nents. The DPLD can be used to generate the
following decode signals:
Figure 14. DPLD Logic Array
I /O PORTS (PORT A,B,C)
MCELLAB.FB [7:0] (Feedback)
MCELLBC.FB [7:0] (Feedback)
PG0 - PG7
A [ 15:0 ]
PD [ 2:0 ]
CNTRL [ 2:0 ] ( Read/Write Control Signals)
RESET
RD_BSY
8 Flash memory Sector Select ( FS0-FS7 )
signals with three product terms each
(INPUTS)
(16)
(16)
(8)
(8)
(8)
(3)
(1)
(1)
(3)
1 internal csiop select for DSM device control
and status registers ( csiop is the base address
of the block of 256 byte locations)
1 JTAG Select signal (enables JTAG operations
on Port C when multiplexing JTAG signals with
general I/O signals)
3 external chip select output signals for Port D
pins, each with one product term.
3
3
3
3
3
3
3
3
1
1
1
1
1
CSIOP
JTAGSEL
ECS0
ECS1
ECS2
FS0
FS1
FS7
FS2
FS3
FS5
FS6
FS4
I/O Decoder
Select
JTAG ISP
External Chip Selects
to PORT D
8 Flash Memory
Sector Selects
DSM2180F3
AI04901
27/63