mc908jl16 Freescale Semiconductor, Inc, mc908jl16 Datasheet - Page 163

no-image

mc908jl16

Manufacturer Part Number
mc908jl16
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc908jl16CDWE
Manufacturer:
Freescale
Quantity:
2 865
Part Number:
mc908jl16CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc908jl16CFA
Manufacturer:
JAE
Quantity:
332
Part Number:
mc908jl16CFJE
Manufacturer:
Freescale Semiconductor
Quantity:
1 806
Part Number:
mc908jl16CFJE
Manufacturer:
FREESCALE
Quantity:
2 654
Part Number:
mc908jl16CFJE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc908jl16CFJE
Manufacturer:
FREESCALE
Quantity:
2 654
Part Number:
mc908jl16CFJE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc908jl16CFJER
Manufacturer:
Freescale Semiconductor
Quantity:
29 890
Part Number:
mc908jl16CFJER
Manufacturer:
Freescale
Quantity:
198
Part Number:
mc908jl16CFJER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc908jl16CPE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc908jl16CSPE
Manufacturer:
FREESCALE
Quantity:
20 000
13.3.7 COPRS (COP Rate Select)
The COPRS signal reflects the state of the COP rate select bit (COPRS) in the configuration register 1.
COPRS — COP Rate Select Bit
COPD — COP Disable Bit
13.4 COP Control Register
The COP control register is located at address $FFFF and overlaps the reset vector. Writing any value to
$FFFF clears the COP counter and starts a new timeout period. Reading location $FFFF returns the low
byte of the reset vector.
13.5 Interrupts
The COP does not generate CPU interrupt requests.
13.6 Monitor Mode
The COP is disabled in monitor mode when V
13.7 Low-Power Modes
The WAIT and STOP instructions put the MCU in low-power consumption standby modes.
Freescale Semiconductor
COPRS selects the COP timeout period. Reset clears COPRS.
COPD disables the COP module.
1 = COP timeout period is (2
0 = COP timeout period is (2
1 = COP module disabled
0 = COP module enabled
Address:
Address: $FFFF
Reset:
Read:
Write:
Reset:
Read:
Write:
COPRS
$001F
Bit 7
Bit 7
R
0
Figure 13-2. Configuration Register 1 (CONFIG1)
Figure 13-3. COP Control Register (COPCTL)
= Reserved
R
6
0
6
13
18
MC68HC908JL16 Data Sheet, Rev. 1.1
– 2
– 2
4
4
) ICLK cycles
) ICLK cycles
R
5
0
5
TST
Low byte of reset vector
Unaffected by reset
is present on the IRQ pin or on the RST pin.
Clear COP counter
LVID
4
0
4
R
3
3
0
SSREC
2
2
0
STOP
1
1
0
COP Control Register
COPD
Bit 0
Bit 0
0
163

Related parts for mc908jl16