mc908jl16 Freescale Semiconductor, Inc, mc908jl16 Datasheet - Page 50

no-image

mc908jl16

Manufacturer Part Number
mc908jl16
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc908jl16CDWE
Manufacturer:
Freescale
Quantity:
2 865
Part Number:
mc908jl16CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc908jl16CFA
Manufacturer:
JAE
Quantity:
332
Part Number:
mc908jl16CFJE
Manufacturer:
Freescale Semiconductor
Quantity:
1 806
Part Number:
mc908jl16CFJE
Manufacturer:
FREESCALE
Quantity:
2 654
Part Number:
mc908jl16CFJE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc908jl16CFJE
Manufacturer:
FREESCALE
Quantity:
2 654
Part Number:
mc908jl16CFJE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc908jl16CFJER
Manufacturer:
Freescale Semiconductor
Quantity:
29 890
Part Number:
mc908jl16CFJER
Manufacturer:
Freescale
Quantity:
198
Part Number:
mc908jl16CFJER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc908jl16CPE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc908jl16CSPE
Manufacturer:
FREESCALE
Quantity:
20 000
System Integration Module (SIM)
OSC1
PORRST
4096
32
32
CYCLES
CYCLES
CYCLES
ICLK
OSCOUT
RST
IAB
$FFFE
$FFFF
Figure 4-7. POR Recovery
4.3.2.2 Computer Operating Properly (COP) Reset
An input to the SIM is reserved for the COP reset signal. The overflow of the COP counter causes an
internal reset and sets the COP bit in the reset status register (RSR). The SIM actively pulls down the
RST pin for all internal reset sources.
To prevent a COP module time-out, write any value to location $FFFF. Writing to location $FFFF clears
the COP counter and stages 12 through 5 of the SIM counter. The SIM counter output, which occurs at
12
4
least every (2
– 2
) ICLK cycles, drives the COP counter. The COP should be serviced as soon as
possible out of reset to guarantee the maximum amount of time before the first time-out.
The COP module is disabled if the RST pin or the IRQ pin is held at V
while the MCU is in monitor
TST
mode. The COP module can be disabled only through combinational logic conditioned with the high
voltage signal on the RST or the IRQ pin. This prevents the COP from becoming disabled as a result of
external noise. During a break state, V
on the RST pin disables the COP module.
TST
4.3.2.3 Illegal Opcode Reset
The SIM decodes signals from the CPU to detect illegal instructions. An illegal instruction sets the ILOP
bit in the reset status register (RSR) and causes a reset.
If the stop enable bit, STOP, in the mask option register is logic zero, the SIM treats the STOP instruction
as an illegal opcode and causes an illegal opcode reset. The SIM actively pulls down the RST pin for all
internal reset sources.
4.3.2.4 Illegal Address Reset
An opcode fetch from an unmapped address generates an illegal address reset. The SIM verifies that the
CPU is fetching an opcode prior to asserting the ILAD bit in the reset status register (RSR) and resetting
the MCU. A data fetch from an unmapped address does not generate a reset. The SIM actively pulls down
the RST pin for all internal reset sources.
MC68HC908JL16 Data Sheet, Rev. 1.1
50
Freescale Semiconductor

Related parts for mc908jl16