ak4101a AKM Semiconductor, Inc., ak4101a Datasheet
ak4101a
Available stocks
Related parts for ak4101a
ak4101a Summary of contents
Page 1
... ASAHI KASEI The AK4101A is a four outputs digital audio transmitter (DIT) which supports data rate up to 192kHz sample rate operation. The AK4101A supports AES3, IEC60958, S/PDIF & EIAJ CP1201 interface standards. The AK4101A accepts audio data and auxiliary information data and etc, which is then biphase-encoded and driven cable ...
Page 2
... ASAHI KASEI n Block Diagram BICK LRCK SDTI1 SDTI2 SDTI3 SDTI4 V12 V34 FS0 FS1 FS2 FS3 MS0250-E-00 Prescaler Audio Serial Interface Biphase Encoder CRCC Generator Host Serial Interface - 2 - [AK4101A] TXP1 TXN1 TXP2 TXN2 TXP3 TXN3 TXP4 TXN4 2003/07 ...
Page 3
... SDTI3 5 SDTI4 6 VDD 7 VSS 8 BICK 9 LRCK 10 FS0/CSN 11 n Comparison AK4101 with AK4101A Function Ambient Temperature CRCC generation by FS3-0 pins CRCC generation by FS3-0 bits MS0250-E-00 44pin LQFP (0.8mm pitch) AK4101AVQ Top View AK4101 - Synchronous mode X Asynchronous mode X O: Input data is reflected to CRCC. ...
Page 4
... MS0250-E-00 PIN/FUNCTION Function Power Down & Reset Pin When “L”, the AK4101A is powered-down, TXP/N pins are “L” and the control registers are reset to default values. Master Clock Input Pin Audio Serial Data Input 1 Pin Audio Serial Data Input 2 Pin ...
Page 5
... Validity Bit Input Pin for Channel 1 & Channel 2 Validity Bit Input Pin for Channel 3 & Channel 4 Audio Routing Mode (Transparent Mode) Pin at Synchronous mode 0: Normal mode, 1: Audio routing mode (Transparent mode [AK4101A] (Pull-down Pin) (Pull-down Pin) (Pull-down Pin) (Pull-down Pin) (Pull-down Pin) ...
Page 6
... VDD -0.3 IIN - VIN -0.3 Ta -40 Tstg -65 Symbol min VDD 4.75 DC CHARACTERISTICS Symbol min IDD VIH 2.4 VIL VOH VDD-1.0 Iout= -8mA) VOH VDD-0.8 VOL Iout= 8mA) VOL Iin - 6 - [AK4101A] max Units 6 VDD+0 150 C typ max Units 5.0 5.25 V typ max Units 0.8 V ...
Page 7
... Units 27.648 MHz 60 % 192 kHz 64fs ...
Page 8
... Clock Timing tBLR tLRB tSDS tSDH Audio Interface Timing (Slave Mode) tSDS tSDH Audio Interface Timing (Master Mode [AK4101A] VIH VIL = tCLKL x fCLK x 100 VIH VIL VIH VIL VIH VIL VIH VIL VIH VIL 50%VDD ...
Page 9
... Hi-Z (with pull-down resistor) WRITE/READ Command Input Timing tCSH WRITE Data Input Timing A0 tDCD D7 D6 READ Data Output Timing [AK4101A] VIH VIL VIH VIL VIH * VIL tCSW VIH VIL VIH VIL VIH VIL Hi-Z (with pull-down resistor) VIH ...
Page 10
... ASAHI KASEI CSN CCLK CDTI CDTO D3 PDN MS0250-E-00 tCSW tCSH READ Data Output Timing 2 tPDW Power-down & Reset Timing - 10 - [AK4101A] VIH VIL VIH VIL VIH VIL tCCZ 50%VDD VIL 2003/07 ...
Page 11
... Asynchronous Mode/ Synchronous Mode 1. Asynchronous Mode (software controlled) The AK4101A can be configured in the asynchronous mode by connecting the ANS pin to logic “L”. In this mode the 16 to 24-bit audio samples are accepted through a configured audio serial port, and the channel status and user data through a serial control host interface (SCI) ...
Page 12
... In audio routing mode, the FS0/CSN pin changes definition to AKMODE pin. When set “H” the AK4101A can be configured directly with the AK4112B receiver. When set “L”, it may be used with other non- AKM receivers. Setting the part with TRANS pin = “1” and ANS pin = “0” is illegal and places the chip into a test mode ...
Page 13
... Figure 3. Block start timing in audio routing mode A block start signal arriving during “(1)” period will result in the usage of “nth channel 1” as the first sub-frame of the block. MS0250-E-00 C(L0) C(R0) C(L1) L0 L191 R191 R0 R191 L0 ( [AK4101A] C(L31) C(R31) C(L32) L31 L30 R30 R31 R30 L31 nth channel 1 nth channel 1 2003/07 ...
Page 14
Serial Ports Normal mode In normal mode (TRANS pin = “0”), the C, U and V bits are captured (either from the pins, in synchronous mode, or the control registers, in the asynchronous mode) in the ...
Page 15
... In asynchronous mode, DIF2-0 bits are logically ORed with DIF2-0 pins. Audio data format supports 16-24 bits, right justified and left justified modes. The I mode is also supported. The AK4101A can be configured in master and slave modes. Mode ...
Page 16
... Lch Data Figure 9. Mode 1 Timing Rch Data Figure 10. Mode 2 Timing Lch Data Figure 11. Mode 3 Timing - 16 - [AK4101A Rch Data ...
Page 17
... Figure 12. Mode 4, 6 Timing Mode 4: LRCK, BICK: Input Mode 6: LRCK, BICK: Output Lch Data Figure 13. Mode 5, 7 Timing Mode 5: LRCK, BICK: Input Mode 7: LRCK, BICK: Output - 17 - [AK4101A ...
Page 18
... Not Defined 00 Not Defined 00 Not Defined 00 Not Defined 00 For vectoring 00 22.05kHz 00 88.2kHz 00 176.4kHz 00 192kHz 00 24kHz 00 96kHz 00 Not Defined [AK4101A] Byte 4 Bits 6-3 0000 0000 0000 0000 0000 0000 0000 0000 1000 1001 1010 1011 0011 0001 0010 1111 2003/07 ...
Page 19
... Frame 0 Figure 14. Block format Figure 15. A biphase-encoded bit stream Audio sample Figure 16. Sub-frame format Preceding state = 0 Preceding state = 1 11101000 11100010 11100100 Table 6. Sub-frame preamble encoding - 19 - [AK4101A] Frame 00010111 00011101 00011011 2003/07 ...
Page 20
... A combination of 330 ohms in parallel with 100 ohms realizes this requirement. The outputs can be set to ground by resetting the device or a software mute. TXP TXN Figure 17. Professional Output Driver Circuit TXP TXN MS0250-E-00 56 0.1u Transformer 330 0.1u Transformer 100 Figure 18. Consumer Output Driver Circuit - 20 - [AK4101A] XLR Connector RCA Phono Connector 2003/07 ...
Page 21
... AK4101A. Figure 19 illustrates the serial data flow associated with SCI read and write operations. C1-0 bits are the chip address. The AK4101A looks for C1-0 bits “11” before responding to the incoming data. R/W is the Read/Write bit which is “0” for a read operation and “1” for a write operation. The register address contained in A7-0 bits is decoded to select a particular byte of the control register ...
Page 22
Register Map Addr Register Name 00H Clock/Format Control 01H Validity/fs Control Ch 1 A-channel C-bit 02H buffer for Byte A-channel C-bit 03H buffer for Byte A-channel C-bit 04H buffer for Byte 2 Ch ...
Page 23
... R/W R/W R/W R bit V2 bit V bit on TX1 [AK4101A CKS1 CKS0 MUTEN RSTN R/W R/W R/W R FS3 FS2 FS1 FS0 R/W R/W R/W R bit on TX2 ...
Page 24
Addr Register Name Ch 1 A-channel C-bit 02H buffer for Byte B-channel C-bit 06H buffer for Byte A-channel C-bit 12H buffer for Byte B-channel C-bit 16H buffer for Byte 0 Ch ...
Page 25
... CB28 CA30 CA29 CA28 CB30 CB29 CB28 CA30 CA29 CA28 CB30 CB29 CB28 CA30 CA29 CA28 CB30 CB29 CB28 R/W R/W R/W R [AK4101A CA19 CA18 CA17 CA16 CA19 CA18 CA17 CA16 CA19 CA18 CA17 CA16 CA19 CA18 CA17 CA16 R/W R/W R/W R ...
Page 26
... UA7 … … … … … … … UB7 … … … … … … … R/W R/W R/W R [AK4101A … … … UA0 … … … … UA24 … … … UB0 … … … … UB24 … … ...
Page 27
... Normal Operation 1 Normal Operation 0 Consumer Mode 0 Audio Mode 1 No Copyright 000 No Emphasis 00 Mode 0 00000000 General Category Code 0000 Source Number: Don’t care 1000 Channel A Source channel 0100 Channel B Source channel 0100 fs=48kHz 00 Standard Clock Accuracy 00 All zeros - 27 - [AK4101A] 2003/07 ...
Page 28
... ASAHI KASEI 44pin LQFP (Unit: mm) 12.80 0.30 10. 0.37 0.10 0.15 n Package & Lead frame material Package molding compound: Lead frame material: Lead frame surface treatment: MS0250-E-00 PACKAGE 0.60 0.20 Epoxy Cu Solder plate (Pb free [AK4101A] 1.70max 0 0.2 0.17 0.05 2003/07 ...
Page 29
... AKM harmless from any and all claims arising from the use of said product in the absence of such notification. MS0250-E-00 MARKING AK4101AVQ XXXXXXX 1 1) Pin #1 indication 2) Date Code: XXXXXXX(7 digits) 3) Marking Code: AK4101AVQ 4) Asahi Kasei Logo IMPORTANT NOTICE - 29 - [AK4101A] 2003/07 ...