ak4140vf AKM Semiconductor, Inc., ak4140vf Datasheet

Page 1

ASAHI KASEI The AK4140 is a BTSC decoder, which is optimized for Digital STB/TV application. The AK4140 achieves high audio performance using original demodulation techniques for 4.5MHz inter-carrier sound, and the digital BTSC decoding architecture using digital dbx-TV requires no ...

Page 2

... ASAHI KASEI „ Ordering Guide AK4140VF -20 AKD4140 Evaluation Board „ Pin Layout FILT 1 AVSS 2 AVDD 3 SIF 4 DVSS 5 DVDD 6 SDTO 7 SCLK 8 LRCK TDMIN 11 MCLK 12 MS0547-E-01 +85 C 24pin VSOP Top View - 2 - [AK4140] 24 TST2 23 TST1 22 TSTI2 21 TSTI1 20 TSTO 19 PDN 18 INT1 17 INT0 16 CAD1 15 CAD0 ...

Page 3

ASAHI KASEI No. Pin Name I/O Function Filter Pin 1 FILT - 2.2nF should be connected between FILT pin and VSS pin. 2 AVSS - Analog Ground Pin 3 AVDD - Analog Power Supply Pin, 2.7 4.5MHz SIF Input Pin. ...

Page 4

ASAHI KASEI (AVSS=DVSS=0V; Note 1) Parameter Power Supplies (Note 2) Analog Digital Input Current, Any Pin Except Supply Analog Input Voltage Digital Input Voltage Ambient Temperature (powered applied) Storage Temperature Note 1. All voltages with respect to ground. Note 2. ...

Page 5

ASAHI KASEI FILTER CHARACTERISTICS (MONO/STEREO) (Ta=- AVDD=DVDD=2.7~3.6V, fs=48kHz) Parameter Digital Filter (LPF): Passband 1dB Group Delay (Note 4) Digital Filter (HPF): Frequency Response 3dB 0.1dB (Ta=- AVDD=DVDD=2.7~3.6V, fs=48kHz) Parameter Digital Filter (LPF): Passband (Note 9) 1dB ...

Page 6

ASAHI KASEI (Ta=- AVDD=DVDD=2.7~3.6V; C Parameter Master Clock Timing Master Clock 256fs: Pulse Width Low Pulse Width High 384fs: Pulse Width Low Pulse Width High 512fs: Pulse Width Low Pulse Width High 768fs: Pulse Width Low Pulse Width ...

Page 7

ASAHI KASEI Parameter Audio Interface Timing (Slave mode) Normal mode (TDM1=“L”, TDM0=“L”) SCLK Period SCLK Pulse Width Low Pulse Width High LRCK Edge to SCLK “ ” SCLK “ ” to LRCK Edge LRCK to SDTO(MSB) (Except I SCLK “ ...

Page 8

ASAHI KASEI Parameter Audio Interface Timing (Master mode) Normal mode (TDM1=“L”, TDM0=“L”) SCLK Frequency SCLK Duty SCLK “ ” to LRCK SCLK “ ” to SDTO TDM256 mode (TDM1=“L”, TDM0=“H”) SCLK Frequency SCLK Duty SCLK “ ” to LRCK SCLK ...

Page 9

ASAHI KASEI „ Timing Diagram MCLK LRCK SCLK MCLK LRCK SCLK Clock Timing (TDM256/TDM128A/B mode) MS0547-E-01 1/fCLK tCLKH tCLKL 1/fs tBCK tBCKH tBCKL Clock Timing (Normal mode) 1/fCLK tCLKH tCLKL 1/fs tLRH tLRL tBCK tBCKH tBCKL - 9 - [AK4140] ...

Page 10

ASAHI KASEI LRCK tBLR SCLK tLRS SDTO Audio Interface Timing (Slave mode, Normal Mode) LRCK tBLR SCLK SDTO TDMIN Audio Interface Timing (Slave mode, TDM256/TDM128A/B Mode) MS0547-E-01 tLRB tLRB tSDS tSDH - 10 - [AK4140] VIH VIL VIH VIL tBSD ...

Page 11

ASAHI KASEI LRCK tMBLR SCLK SDTO Audio Interface Timing (Master mode, Normal Mode) LRCK tMBLR SCLK SDTO TDMIN Audio Interface Timing (Master mode, TDM256/TDM128A/B Mode) PDN SDTO PDN MS0547-E-01 dBCK tBSD tSDS tSDH tPDV ...

Page 12

ASAHI KASEI SDA tBUF tLOW tR SCL tHD:STA tHD:DAT Stop Start MS0547-E-01 tHIGH tF tSU:DAT tSU:STA Start Bus mode Timing - 12 - [AK4140] VIH VIL tSP VIH VIL tSU:STO Stop 2007/03 ...

Page 13

ASAHI KASEI „ System reset and Power-down Mode The AK4140 should be reset once by bringing PDN PIN = “L” upon power-up. PDN pin: Power down pin “H”: Normal operation “L”: Device power down & reset. „ System Clock The ...

Page 14

ASAHI KASEI TDM1 TDM0 Mode bit bit 0 Normal (2ch TDM256 0 1 (max: 8ch TDM128A 1 0 (max: 4ch TDM128B 1 1 (max: 8ch) ...

Page 15

ASAHI KASEI LRCK (Mode ...

Page 16

ASAHI KASEI LRCK (Mode 14 ...

Page 17

ASAHI KASEI „ Cascade TDM Mode The AK4140 supports cascading connection four devices in a daisy chain configuration at TDM256 mode. In this mode, SDTO pin of device #N is connected to TDMIN pin of device #(N+1). ...

Page 18

ASAHI KASEI „ Audio Sampling Rate The AK4140 supports 3 sampling rates as 32kHz, 44.1kHz and 48kHz. FS1 „ Digital High Pass Filter The AK4140 has a digital high pass filter for DC offset cancellation. The ...

Page 19

ASAHI KASEI NOISE bit: Noise Detection 0 Æ Noise Level Noise Threshold Level (NTHR1,0 bit) + Noise Hysteresis Level (NHYS1,0 bit (in dB) 1 Æ Noise Level Noise Threshold Level (NTHR1,0 bit) - Noise ...

Page 20

ASAHI KASEI STHR1 bit Table 9. SAP(5fH) Threshold Level Control NTHR1 bit Table 10. Noise(5fH) Threshold Level Control „ Pilot/SAP/Noise Detection On/Off Hysteresis Range PHYS1 bit Table 11. ...

Page 21

ASAHI KASEI „ Output control The OUT4-0 bits and the status bits (PILOT, SAP, NOISE bits) control the Output Mode. Mode Control bit OUT4 OUT3 OUT2 ...

Page 22

ASAHI KASEI Mode Operation Table Fix Mono 1 Fix Stereo 2 Mono/SAP 3 Mono/SAP* 4 Fix SAP 5 Fix SAP* MS0547-E-01 Status PILOT SAP NOISE ...

Page 23

ASAHI KASEI Mode Operation Table 14 in Mono 16 Stereo Auto Mono 17 Stereo MONO/SAP Auto 1 Mono 18 Stereo MONO/SAP Auto 2 Mono Stereo 19 MONO/SAP MONO/SAP* Auto Mono 20 Stereo Auto 1 Mono 21 Stereo Auto 2 MS0547-E-01 ...

Page 24

ASAHI KASEI Mode Operation Table 14 in Mono Stereo 22 SAP* Auto Mono 23 Mono/SAP Auto 1 Mono 24 Mono/SAP Auto 2 Mono 25 Mono/SAP Mono/SAP* Auto Mono 26 Auto 1 Mono 27 Auto 2 MS0547-E-01 Status PILOT SAP NOISE ...

Page 25

ASAHI KASEI Mode Operation Table 14 in Mono 28 SAP* Auto 29 SAP* Auto Mono/SAP 30 Mono/SAP* Auto „ Output Lch/Rch Swapping Operation When the LRR bit is “1”, the output data is swapped between Lch and Rch. When the ...

Page 26

ASAHI KASEI „ Soft Transition Operation When the STR bit is “1”, the transition among MONO, Stereo and SAP is operated using soft muting function. When the STR bit is “0”, the transition among MONO, Stereo and SAP is operated ...

Page 27

ASAHI KASEI „ Stereo Volume Control The AK4140 has a digital output volume (25 levels, 1dB step, Mute). The L4-0 and R4-0 bits can set the volume. The volume is placed in front of a stereo matrix block. The input ...

Page 28

ASAHI KASEI „ Soft Mute Operation (default = Mute) When the SMUTE bit goes to “1”, the output signal is attenuated from 0dB during 768 LRCK cycles. When the SMUTE bit returns to “0”, the mute is ...

Page 29

ASAHI KASEI „ Status Change Handling The INT1/0 pin goes “H” when one of following three statuses changes without masking. Each change of status can be masked by MPLT bit, MSP bit and MNS bit. When masked, the interrupt event ...

Page 30

ASAHI KASEI Figure 15. Status Change Handling Sequence Example MS0547-E-01 PDN pin = “L” to “H” Initialize Unmask INT pin= “H” No Yes Read Status (STEREO=”1”/”0”, SAP=”1”/”0”, etc.) Each Setting (set to stereo/mono/SAP mode by OUT4-0 bits ...

Page 31

ASAHI KASEI 2 „ Control Interface (I C-bus) 2 AK4140 supports a fast-mode I C-bus system (max : 400kHz). 1. Data transfer All commands are preceded by a START condition. After the START condition, a slave address is sent. After ...

Page 32

ASAHI KASEI 1-3. ACKNOWLEDGE ACKNOWLEDGE is a software convention used to indicate successful data transfers. The transmitting device will release the SDA line (HIGH) after transmitting eight bits. The receiver must pull down the SDA line during the acknowledge clock ...

Page 33

ASAHI KASEI 2. WRITE Operations Set R/W bit = “0” for the WRITE operation of the AK4140. After receipt the start condition and the first byte, the AK4140 generates an acknowledge, and awaits the second byte (register address). The second ...

Page 34

ASAHI KASEI 3. READ Operations Set R/W bit = “1” for the READ operation of the AK4140. After transmission of a data, the master can read next address’s data by generating the acknowledge instead of terminating the write cycle after ...

Page 35

ASAHI KASEI „ Register Map Addr Register Name D7 CLK & Power Down CKS1 00H Control Output Control FS1 01H Threshold Control STR 02H Hysteresis Control ATTR 03H Lch ATT VOLC 04H Rch ATT 05H 06H Signal Status 07H INT0 ...

Page 36

ASAHI KASEI Reset & Initialize Addr Register Name 00H CLK & Power Down Control R/W Default RSTN: Timing Reset & Register Initialize 0: Reset & Initialize 1: Normal Operation (Default) SMUTE: Soft Mute Enable 0: Normal Operation 1: Soft-muted (Default) ...

Page 37

ASAHI KASEI Threshold Control Addr Register Name 02H Threshold Control R/W Default PTHR1-0: Pilot Detection Threshold Level Control STHR1-0: SAP Detection Threshold Level Control NTHR1-0: Noise Detection Threshold Level Control STR: Switching Sequence Control Hysteresis Control Addr Register Name 03H ...

Page 38

ASAHI KASEI Lch Volume control Addr Register Name 04H Lch ATT R/W Default L4-0: Lch Volume Control VOLC: Lch/Rch Volume Common Control Enable 0: Independent Control. L4-0 and R4-0 bits control Lch and Rch independently. 1: Common Control (default). L4-0 ...

Page 39

ASAHI KASEI INT Mask Addr Register Name 07H INT0 Mask R/W Default MPLT0: Mask enable for PILOT bit 0: Mask disable 1: Mask enable (Default) MSP0: Mask enable for SAP bit 0: Mask disable 1: Mask enable (Default) MNS0: Mask ...

Page 40

ASAHI KASEI Figure 25 shows the system connection diagram. An evaluation board is available which demonstrates application circuits, the optimum layout, power supply arrangements and measurement results. 2.2n 10u 0.1u +3.3V Analog 4.5MHz SIF 68n 0.1u +3.3V Digital fs DSP ...

Page 41

ASAHI KASEI 24pin VSOP (Unit: mm) *7.9 0 0.22 0.1 Seating Plane NOTE: Dimension "*" does not include mold flash. „ Material & Lead finish Package molding compound: Lead frame material: Lead frame surface treatment: Solder plate (Pb ...

Page 42

... ASAHI KASEI Date (YY/MM/DD) Revision Reason 06/10/11 00 First Edition Error Correction 07/03/14 01 Error Correction Error Correction MS0547-E-01 MARKING AKM AK4140VF AAXXXX Contents of AAXXXX AA: Lot# XXXX: Date Code Revision History Page Contents 4 Absolute Maximum Ratings AVDD, DVDD 6.0V Æ 4.6V 8 I2C Bus Timing tHD:DAT(max): 0.9 Æ BICK Æ SCLK ...

Page 43

ASAHI KASEI These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status. AKM assumes no liability ...