smc256bfd6e STMicroelectronics, smc256bfd6e Datasheet
smc256bfd6e
Related parts for smc256bfd6e
smc256bfd6e Summary of contents
Page 1
Supply CompactFlash™ Card Features Custom-designed, highly-integrated memory controller – Fully compliant with CompactFlash specification 3.0 – Fully compatible with PCMCIA specification – PC Card ATA Interface supported – True IDE ...
Page 2
Table 1. Product List Reference Part Number SMC032BF SMC064BF SMC128BF SMC256BF SMCxxxBF SMC512BF SMC01GBF SMC02GBF SMC04GBF 2/91 Package Form Factor CF Type I SMCxxxBF Operating Voltage Range 3.3V+-5%, 5V+-10% ...
Page 3
SMCxxxBF Contents 1 Summary description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Contents 6.3.3 6.3.4 6.3.5 6.3.6 6.4 Socket and Copy Register (206h in Attribute Memory 6.4.1 6.4.2 6.5 Attribute Memory Function . . . . . ...
Page 5
SMCxxxBF 9.6 Cylinder Low (LBA 15-8) Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 9.7 Cylinder ...
Page 6
Contents 10.1 Check Power Mode (98h or E5h ...
Page 7
SMCxxxBF 10.12 Read Sector(s) (20h or 21h ...
Page 8
List of tables List of tables Table 1. Product List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 9
SMCxxxBF Table 49. Check Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 10
List of figures List of figures Figure 1. CompactFlash Memory Card Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 11
... PCMCIA Memory mode (Personal Computer Memory Card International Association standard, JEIDA in Japan), and to the ATA specification when operating in True IDE Mode. CompactFlash Cards can be used with passive adapters in a PC-Card Type II or Type III socket. The Card has an internal intelligent controller which manages interface protocols, data storage and retrieval as well as hardware RS-code Error Correction Code (ECC), defect handling, diagnostics and clock control ...
Page 12
... File size = 20 MB sequential; sector count = 256. Table 3. Current Consumption Current Consumption (typ) Read Write Standby Sleep Mode 1. All values are typical at 25° C and nominal supply voltage and refer to 1GByte CompactFlash Card, operating in PIO mode. Table 4. Environmental Specifications Environmental Specifications Temperature Humidity (non-condensing) Salt Water Spray ...
Page 13
SMCxxxBF 2 Capacity specification This section Table 6 number of heads, sector/tracks and cylinders. Table 6. CF capacity specification Part Capacity Default_cylinders Default_heads Number SMC032BF 32MB SMC064BF 64MB SMC128BF 128MB SMC256BF 256MB SMC512BF 512MB SMC01GBF 1GB SMC02GBF 2GB SMC04GBF 4GB ...
Page 14
Card physical 3 Card physical 3.1 Physical description The CompactFlash Memory Card contains a single chip controller and Flash memory module(s). The controller interfaces with a host system allowing data to be written to and read from the Flash memory ...
Page 15
SMCxxxBF 4 Electrical interface 4.1 Electrical description The CompactFlash Memory Card operates in three basic modes: PC Card ATA using I/O Mode PC Card ATA using Memory Mode True IDE Mode, which is compatible with most disk drives The signal/pin ...
Page 16
Electrical interface Table 8. Pin Assignment and Pin Type (continued) PC Card Memory Mode Pin Signal Pin Num Name Type 17 A03 I 18 A02 I 19 A01 I 20 A00 I 21 D00 I/O 22 D01 I/O 23 D02 ...
Page 17
SMCxxxBF Table 8. Pin Assignment and Pin Type (continued) PC Card Memory Mode Pin Signal Pin Num Name Type (3) 49 D10 I/O 50 GND 1. For True IDE Mode, pin 9 is grounded. 2. The signal should be grounded ...
Page 18
Electrical interface Table 9. Signal Description (continued) Signal Name Dir. D15-D00 (PC Card Memory Mode) D15-D00 I/O (PC Card I/O Mode) D15-D00 (True IDE Mode) GND (PC Card Memory Mode) GND (PC Card I/O Mode) GND (True IDE Mode) –INPACK ...
Page 19
SMCxxxBF Table 9. Signal Description (continued) Signal Name Dir. –CD1, –CD2 (PC Card Memory Mode) –CD1, –CD2 O (PC Card I/O Mode) –CD1, –CD2 (True IDE Mode) –CE1, –CE2 (PC Card Memory Mode) –CE1, –CE2 (PC Card I/O Mode) –CS0, ...
Page 20
Electrical interface Table 9. Signal Description (continued) Signal Name Dir. READY (PC Card Memory Mode) O –IREQ (PC Card I/O Mode) INTRQ (True IDE Mode) –REG (PC Card Memory Mode) –REG (PC Card I/O Mode) –DMACK (True IDE Mode) RESET ...
Page 21
SMCxxxBF Table 9. Signal Description (continued) Signal Name Dir. –VS1, –VS2 (PC Card Memory Mode) –VS1, –VS2 O (PC Card I/O Mode) –VS1, –VS2 (True IDE Mode) –WAIT (PC Card Memory Mode) –WAIT O (PC Card I/O Mode) IORDY (True ...
Page 22
Electrical interface 4.2 Electrical Specification Table 10 defines the DC Characteristics for the CompactFlash Memory Card. Unless otherwise stated, conditions are ± 10 3.3V ± -40 ° °C Table 11 ...
Page 23
... When operating in a CompactFlash Advanced timing mode, the following conditions must be respected: Only one CompactFlash Card must be connected to the CompactFlash bus. The load capacitance (cable included) for all signals must be lower than 40pF. The cable length must be lower than 0.15m (6inches). The cable length is measured from the Card connector to the host controller ...
Page 24
Command Interface 5 Command Interface There are two types of bus cycles and timing sequences that occur in the PCMCIA type interface, direct mapped I/O transfer and memory access. Two types of bus cycles are also available in True IDE ...
Page 25
... AVGL Figure 3. Configuration Register (Attribute Memory) Write waveforms –REG Address Inputs tsu(A) –WE –CE2/–CE1 – D15 ( signifies data provided by the system to the CompactFlash Card. IN Table 17. Configuration Register (Attribute Memory) Write timing Symbol IEEE Symbol tc(W) t AVAV tw(WE) t WLWH tsu(A) ...
Page 26
Command Interface 5.2 Common Memory Read and Write Figure 4. Common Memory Read waveforms Address Inputs –REG –CE2/–CE1 – D15 (D ) OUT 1. D means data provided by the CompactFlash Memory Card to the system. OUT Table ...
Page 27
SMCxxxBF Figure 5. Common Memory Write waveforms Address Inputs –REG –CE2/–CE1 – D15 ( signifies data provided by the system to the CompactFlash Memory Card. IN Table 19. Common Memory Write timing Cycle Time ...
Page 28
Command Interface 5.3 I/O Read and Write Figure 6. I/O Read waveforms Address Inputs –REG –CE2/–CE1 tsuA(IORD) –IORD –INPACK tdfIOIS16(ADR) –IOIS16 D0 to D15 1. D signifies data provided by the CompactFlash Memory Card or to the system. OUT (1) ...
Page 29
SMCxxxBF (1) Table 20. I/O Read timing Cycle Time Mode IEEE Symbol Symbol IOIS16 delay falling from tdfIOIS16(A) t AVISL Address IOIS16 delay rising from tdrIOIS16(A) t AVISH Address does not assert the WAIT signal. 2. -IOIS16 ...
Page 30
Command Interface (1) Table 21. I/O Write timing Cycle Time Mode IEEE Symbol Symbol thCE(IOWR Hold following IOWR IWHEH tsuREG(IOWR) t REG Setup before IOWR RGLIWL thREG(IOWR) t REG Hold following IOWR IWHRGH IOIS16 Delay Falling from tdfIOIS16(A) ...
Page 31
SMCxxxBF Table 22. True IDE PIO mode Read/Write timing Symbol Parameter (2) t Cycle time (min) 0 Address Valid to -IORD/-IOWR t 1 setup (min) (2) t -IORD/-IOWR (min) 2 -IORD/-IOWR (min) Register (8 ( bit) -IORD/-IOWR recovery ...
Page 32
Command Interface Figure 9. True IDE Multi-Word DMA Mode Read/Write waveforms tM −CS0, −CS1 −∆ΜΑΡΘ tI −∆ΜΑΧΚ −IORD/−IOWR Read Data D0-D15 Write Data D0-D15 Table 23. True IDE Multi-Word DMA Mode Read/Write timing Symbol Parameter (1) t Cycle time (min) ...
Page 33
SMCxxxBF 6 Card Configuration The CompactFlash Memory Card is identified by information in the Card Information Structure (CIS). The Card has four configuration registers Configuration Option Register Pin Replacement Register Card Configuration and Status Register Socket and Copy Register They ...
Page 34
Card Configuration Table 25. CompactFlash Memory Card Configuration Registers Decoding –CE2 –CE1 –REG –OE –WE A10 ...
Page 35
SMCxxxBF Table 27. CompactFlash Memory Card Configurations Conf5 Conf4 Conf3 Conf2 6.2 Card Configuration and Status Register (202h in Attribute Memory) The Card Configuration ...
Page 36
Card Configuration Table 28. Card Configuration and Status Register (default value: 00h) Operation Read Changed Write 6.3 Pin Replacement Register (204h in Attribute Memory) This register contains information on the state of the READY signal when configured in memory mode ...
Page 37
SMCxxxBF Table 30. Pin Replacement Changed Bit/Mask Bit Values Initial Value of ‘C’ Status 6.4 Socket and Copy Register (206h in Attribute Memory) This register contains additional configuration information which identifies the Card from other cards. ...
Page 38
Card Configuration 6.5 Attribute Memory Function Attribute memory is a space where identification and configuration information are stored. Only 8 bit wide accesses at even addresses can be performed in this area. The Card configuration registers are also located in ...
Page 39
SMCxxxBF 6.6 I/O Transfer Function The I/O transfer to or from the Card can be either bits. When a 16 bit accessible port is addressed, the When a 16 bit transfer is attempted, and the generate a ...
Page 40
Card Configuration 6.7 Common Memory Transfer Function The Common Memory transfer to or from the Card permits both bit access to all of the Common Memory addresses. (see Table 34. Common Memory Function Function Code Standby Mode ...
Page 41
SMCxxxBF Table 35. True IDE Mode I/O Function (continued) Function Code CS1 – – Task File Read H PIO Data Register H Write DMA Data Register H Write PIO Data Register H Read DMA Data Register H Read Control Register ...
Page 42
Host configuration requirements 7 Host configuration requirements The CompactFlash Advanced Timing modes include PCMCIA-style I/O modes that are faster than the original 250 ns cycle time (see Before configuring the Card interface for the I/O mode, the host must ensure ...
Page 43
SMCxxxBF 8 Software interface 8.1 CF-ATA Drive Register Set Definition and Protocol The CompactFlash Memory Card can be configured as a high performance I/O device through: Standard PC-AT disk I/O address spaces – 1F0h-1F7h, 3F6h-3F7h (primary); – 170h-177h, 376h-377h (secondary) ...
Page 44
Software interface Accesses to even addresses between 400h and 7FFh access register 8. Accesses to odd addresses between 400h and 7FFh access register 9. This 1 KByte memory window to the data register is provided so that hosts can perform ...
Page 45
SMCxxxBF 8.3 Contiguous I/O Mapped Addressing When the system decodes a contiguous block of I/O registers to select the Card, the registers are accessed in the block of I/O space decoded by the system as shown in Table 38 As ...
Page 46
Software interface 8.4 I/O Primary and Secondary Address Configurations When the system decodes the Primary and Secondary Address Configurations, the registers are accessed in the block of I/O space as shown in As for the Memory Mapped Addressing, register 0 ...
Page 47
SMCxxxBF 8.5 True IDE Mode Addressing When the Card is configured in the True IDE Mode, the I/O decoding is as shown in Table 40. True IDE Mode I/O Decoding CS1 CS0 – – ...
Page 48
CF-ATA registers 9 CF-ATA registers The following section describes the hardware registers used by the host software to issue commands to the Card. These registers are collectively referred to as the ‘task file’. In accordance with the PCMCIA specification, each ...
Page 49
SMCxxxBF Table 42. Data Register Access Data Register PIO Word Data Register DMA Word Data Register PIO Byte Data Register (Selected Using Set Features Command) 9.2 Error Register The Error register is a read-only register, located at address 1F1h [171h], ...
Page 50
CF-ATA registers Table 43. Error Register D7 D6 BBK UNC 9.3 Feature Register The Feature register is a write-only register, located at address 1F1h [171h], offset 1h, Dh. This write-only register provides information on features that the host can utilize. ...
Page 51
SMCxxxBF 9.8 Drive/Head (LBA 27-24) Register The Driver/Head register is located at address 1F6h [176h], offset 6h. The Drive/Head register is used to select the drive and head also used to select LBA addressing instead of cylinder/head/sector addressing. ...
Page 52
CF-ATA registers Table 44. Drive/Head Register LBA 9.9 Status & Alternate Status Registers The Status & Alternate Status registers are located at addresses 1F7h [177h] and 3F6h [376h], respectively. Offsets are 7h and Eh. These registers return ...
Page 53
SMCxxxBF 9.9.8 Bit 0 (ERR) This bit is set when the previous command has ended in some type of error. The bits in the Error register contain additional information describing the error. In case of read or write access commands ...
Page 54
CF-ATA registers 9.11 Card (Drive) Address Register The Card (Drived) Address register is located at address 3F7h [377h], offset Fh. This read-only register is provided for compatibility with the AT disk drive interface and can be used for confirming the ...
Page 55
SMCxxxBF 10 CF-ATA command description This section defines the software requirements and the format of the commands the Host sends to the Card. Commands are issued to the Card by loading the required registers in the command block with the ...
Page 56
CF-ATA command description Table 48. CF-ATA Command Set Class 1 1 Stand By Immediate 1 Translate Sector Write Multiple 3 Write Multiple w/o Erase 2 Write Sector(s) 2 Write Sector(s) w/o Erase ...
Page 57
SMCxxxBF 10.2 Execute Drive Diagnostic (90h) This command performs the internal diagnostic tests implemented by the Card. In PCMCIA configuration, this command only runs on the Card which is addressed by the Drive/Head register when the command is issued. This ...
Page 58
... Some operating systems require Bit 6 of Word set to ‘1’ (Non-removable device) to use the Card as the root storage device. The Card must be the root storage device when a host completely replaces conventional disk storage with a CompactFlash Card in True IDE mode. To support this requirement and provide capability for any future removable media cards, alternate value of Word 0 is set in True IDE Mode of operation ...
Page 59
SMCxxxBF 10.4.4 Word 6: Default Number of Sectors per Track This field contains the number of sectors per track in the default translation mode. 10.4.5 Word 7-8: Number of Sectors per Card This field contains the number of sectors per ...
Page 60
CF-ATA command description 10.4.14 Word 57-58: Current Capacity This field contains the product of the current cylinders, heads and sectors. 10.4.15 Word 59: Multiple Sector Setting Bits 15-9 are reserved and must be set to ‘0’. Bit 8 is set ...
Page 61
SMCxxxBF 10.4.18 Word 64: Advanced PIO transfer modes supported This field is bit significant. Any number of bits may be set to ‘1’ in this field by the CompactFlash Memory Card to indicate the advanced PIO modes it is capable ...
Page 62
CF-ATA command description 10.4.23 Word 163: Advanced True IDE Timing mode capabilities and settings This word describes the capabilities and current settings for CFA defined Advanced Timing modes using the True IDE interface. There are four sub-fields that describe the ...
Page 63
SMCxxxBF Table 54. Identify Drive Information Word Default Address Value 848Ah 0 044Ah 1 XXXXh 2 0000h 3 00XXh 4 0000h 5 0000h 6 XXXXh 7-8 XXXXh 9 0000h 10-19 20 0000h 21 0000h 22 0004h 23-26 27-46 47 0001h ...
Page 64
CF-ATA command description Table 54. Identify Drive Information (continued) Word Default Address Value 63 0407h 64 0003h 65 0050h 66 0050h 67 0050h 68 0050h 69-128 0000h 129-159 0000h 160-162 0000h 163 0492h 164 001Bh 165-255 0000h 10.5 Idle (97h ...
Page 65
SMCxxxBF 10.6 Idle Immediate (95h or E1h) This command causes the Card to set BSY, enter the Idle mode, clear BSY and generate an interrupt. Table 56 Table 56. Idle Immediate Bit Command (7) C/D/H (6) Cyl High (5) Cyl ...
Page 66
CF-ATA command description 10.8 NOP (00h) This command always fails with the CompactFlash Memory Card returning command aborted. Table 58 Table 58. NOP Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) ...
Page 67
... Data transfer begins at the sector specified in the Sector Number Register. When the Read DMA command is issued, the CompactFlash Card asserts BSY, and transfers all or part of the sector data in the buffer. The Card can then set DRQ and clear BSY, although it is not required ...
Page 68
CF-ATA command description 10.11 Read Multiple (C4h) The Read Multiple command performs similarly to the Read Sectors command. Interrupts are not generated on every sector, but on the transfer of a block which contains the number of sectors defined by ...
Page 69
SMCxxxBF 10.12 Read Sector(s) (20h or 21h) This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector ...
Page 70
CF-ATA command description Table 63. Read Verify Sector(s) Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) 10.14 Recalibrate (1Xh) This command is effectively a NOP command to the Card ...
Page 71
SMCxxxBF 10.15 Request Sense (03h) This command requests extended error information for the previous command. defines the Request Sense command Byte sequence. error codes. The extended error code is returned to the host in the Error Register. Table 65. Request ...
Page 72
CF-ATA command description 10.16 Seek (7Xh) This command is effectively a NOP command to the Card although it does perform a range check of cylinder and head or LBA address and returns an error if the address is out of ...
Page 73
SMCxxxBF M Table 68. Set Features Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) Table 69. Features Supported Feature 01h Enable 8-bit data transfers. 03h Set transfer mode based ...
Page 74
CF-ATA command description 10.18 Set Multiple Mode (C6h) This command enables the Card to perform Read and Write Multiple operations and establishes the block count for these commands. The Sector Count Register is loaded with the number of sectors per ...
Page 75
SMCxxxBF Table 72. Set Sleep Mode Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) 10.20 Standby (96h or E2) This command causes the Card to set BSY, enter the ...
Page 76
CF-ATA command description Table 74. Standby Immediate Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) 10.22 Translate Sector (87h) This command allows the host a method of determining the ...
Page 77
SMCxxxBF 10.23 Wear Level (F5h) This command is effectively a NOP command and only implemented for backward compatibility. The Sector Count Register will always be returned with a ‘00h’ indicating Wear Level is not needed. Table 77 defines the Wear ...
Page 78
CF-ATA command description 10.25 Write DMA (CAh) This command uses DMA mode to write from 1 to 256 sectors as specified in the Sector Count register. If the sector count is set to ‘0’, 256 sectors will be read by ...
Page 79
SMCxxxBF 10.26 Write Multiple Command (C5h) This command is similar to the Write Sectors command. The Card sets BSY within 400ns of accepting the command. Interrupts are not presented on each sector but on the transfer of a block which ...
Page 80
CF-ATA command description 10.27 Write Multiple without Erase (CDh) This command is similar to the Write Multiple command with the exception that an implied erase before write operation is not performed. The sectors should be pre-erased with the Erase Sector(s) ...
Page 81
SMCxxxBF Table 82. Write Sector(s) Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) 10.29 Write Sector(s) without Erase (38h) This command is similar to the Write Sector(s) command with ...
Page 82
CF-ATA command description 10.30 Write Verify (3Ch) This command is similar to the Write Sector(s) command, except each sector is verified immediately after being written. This command has the same protocol as the Write Sector(s) command. Table 84 Table 84. ...
Page 83
SMCxxxBF 11 CIS information (typical) -------- 0000: Code 01, link -------- – Tuple CISTPL_DEVICE (01), length 4 (04) – Device type is FUNCSPEC – Extended speed byte used – Device speed is 80ns – Write ...
Page 84
CIS information (typical) -------- – Tuple CISTPL_VERS_1 (15), length 18 (12) – Major version 4, minor version 1 – Product Information: Manufacturer: "STM", – Product name: "STM-xxxxB" -------- 0056: Code 21, link -------- – Tuple CISTPL_FUNCID (21), ...
Page 85
SMCxxxBF -------- 007E: Code 1B, link -------- – Tuple CISTPL_CFTABLE_ENTRY (1B), length 8 (08) – Configuration Table Index is 00 (default) – Interface type is Memory – BVDs not active, WP ...
Page 86
CIS information (typical) Peak I = 45.0 mA -------- 00CA: Code 1B, link -------- – Tuple CISTPL_CFTABLE_ENTRY (1B), length 15 (0F) – Configuration Table ...
Page 87
SMCxxxBF -------- 011E: Code 1B, link -------- – Tuple CISTPL_CFTABLE_ENTRY (1B), length 6 (06) – Configuration Table Index is 03 – V Power Description: Nom V = 3.30 V, Peak I = 45.0 ...
Page 88
Package mechanical 12 Package mechanical Figure 10. Type I CompactFlash Memory Card Dimensions 1.60mm ± 0.5 (0.063in ± 0.002) 3.30mm ± 0.10 (0.130in ± 0.004) 1.65mm (0.130in 0.5mm ± 0.1 (4X R 0.020in ± 0.004) 88/ ...
Page 89
SMCxxxBF 13 Part numbering Table 85. Ordering Information Scheme Example: Memory Card Standard SMC = Storage Medium, CompactFlash Density 032 = 32 MBytes 064 = 64 MBytes 128 = 128 MBytes 256 = 256 MBytes 512 = 512 MBytes 01G ...
Page 90
Revision history 14 Revision history Table 86. Document Revision History Date Version 22-Sep-2006 27-Oct-2006 90/91 1 Initial release. Sustained write and read performances changed to 12.5MB/s and 19MB/s, respectively. Table 2: System Performance updated. Sectors_card and total addressable capacity updated ...
Page 91
... SMCxxxBF Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...