ppc440spe Applied Micro Circuits Corporation (AMCC), ppc440spe Datasheet - Page 50

no-image

ppc440spe

Manufacturer Part Number
ppc440spe
Description
Powerpc 440spe Embedded Processor
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ppc440spe-3GA533C
Manufacturer:
AMCC
Quantity:
59
Part Number:
ppc440spe-ANB533C
Manufacturer:
AMCC
Quantity:
246
Part Number:
ppc440spe-RNB533C
Manufacturer:
AMCC
Quantity:
246
PowerPC 440SPe Embedded Processor
Table 6. Signal Functional Description (Sheet 1 of 8)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k: to 3.3V
3. Must pull down (recommended value is 1k:)
4. If not used, must pull up (recommended value is 3k: to 3.3V)
5. If not used, must pull down (recommended value is 1k:)
6. Strapping input during reset; pull-up or pull-down required
50
PCI-Express 0:2 Interfaces
PCIE_REFCLK
PCIE_REFCLK
PCIE0Tx[7:0]
PCIE0Tx[7:0]
PCIE1:2Tx[3:0]
PCIE1:2Tx[3:0]
PCIE0Rx[7:0]
PCIE0Rx[7:0]
PCIE1:2Rx[3:0]
PCIE1:2Rx[3:0]
PCIE0:2AVREG
PCIECalRP
PCIECalRN
PCIEPLLTSTON
PCI-X0 Interfaces
PCIX0Ack64/PCIX0ECC1
PCIX0AD63:00
PCIX0BE7:0
PCIX0CalG0
PCIX0CalR0
PCIX0Cap
Signal Name
PCI Express Reference Clock: 100 MHz differential
clock pair. Input type is controlled by bit 3 of the
PESDR0_PLLLCT1[MCENT] register.
0 2.5V CMOS or LVDS
1 2.5V LVPECL (recommended)
PCI Express Serial Data Transmit differential signals
LSB is 0.
X8 Mode: All PCIE0Tx[7:0]/PCIE0Tx[7:0] are used.
X4 Mode: Only PCIE0Tx[3:0]/PCIE0Tx[3:0] are used.
PCI Express Serial Data Receive differential signals
LSB is 0.
X8 Mode: All PCIE0Rx[7:0]/PCIE0Rx[7:0] are used.
X4 Mode: Only PCIE0Rx[3:0]/PCIE0Rx[3:0] are used
PCI Express Analog Observation point for internal
voltage regulator
Positive and negative inputs for a 1 Kohm ±1% PCI
Express External calibration resistor
Enable PCI Express PLL test modes.
Ack64 or ECC1.
Normally used as Ack64 indicating that the target can
transfer data using 64 bits.
or
Used as ECC1 for PCIX mode 2.
Address/Data bus (bidirectional) for PCI-X0
PCI-X Byte Enables for PCI-X0
Balls G and R for a 114 Ohm External calibration
resistor. Used to control PCI-X I/O Impedance at 57
Ohm.
Capable of PCI-X operation.
This analog input is sampled to configure PCI and
determine the state of the PCIX0VC output signal:
0.00V DD (0.0V) = Conventional PCI & PCIX0VC = 0
0.49V DD (1.0V) = PCI-X DDR 266 Mode 2 &
0.75V DD (2.5V) = PCI-X 66 & PCIX0VC = 0
1.00V DD (3.3V) = PCI-X 133 & PCIX0VC = 0
PCIX0VC = 1
Description
I/O
I/O
I/O
I/O
O
O
Preliminary Data Sheet
I
I
I
I
I
I
1.5V PCI for
1.5V PCI for
1.5V PCI for
3.3V PCI or
3.3V PCI or
3.3V PCI or
Diff PECL
Diff PECL
Diff PECL
Revision 1.23 - Sept 21, 2006
mode 2
mode 2
mode 2
Type
NA
NA
Notes
AMCC Proprietary
4

Related parts for ppc440spe