DS2165-DS2165Q

Manufacturer Part NumberDS2165-DS2165Q
Description16/24/32kbps ADPCM Processor
ManufacturerDallas Semiconducotr
DS2165-DS2165Q datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
Page 3/17

Download datasheet (337Kb)Embed
PrevNext
CONTROL REGISTER
The control register establishes idle, algorithm reset, bypass, data format, and channel coding for the
selected channel.
The X-side and Y-side PCM interfaces can be independently disabled (output tri-stated) by IPD. When
IPD is set for both channels, the device enters a low-power standby mode. In this mode, the serial port
must not be operated faster than 39kHz.
ALRST resets the algorithm coefficients for the selected channel to their initial values. ALRST is cleared
by the device when the algorithm reset is complete.
Table 1. PIN DESCRIPTION
PIN
SYMBOL
TYPE
2
I
RST
3
TM0
I
4
TM1
6
A0
7
A1
8
A2
I
9
A3
10
A4
11
A5
12
SPS
I
13
MCLK
I
14
VSS
16
XIN
I
17
CLKX
I
18
FSX
I
20
XOUT
O
21
SCLK
I
22
SDI
I
23
I
CS
24
YOUT
O
25
FSY
I
26
CLKY
I
27
YIN
I
28
VDD
FUNCTION
Reset. A high-low-high transition resets the algorithm. The device should be
reset on power-up and when changing to or from the hardware mode.
Test Modes 0 and 1. Connect to V
Address Select. A0 = LSB, A5 = MSB. Must match address/command word
to enable the serial port.
Serial Port Select. Connect to V
DD
select the hardware mode.
Master Clock. 10MHz clock for the ADPCM processing engine; may be
asynchronous to SCLK, CLKX, and CLKY.
Signal Ground. 0V
X Data In. Sampled on falling edge of CLKX during selected time slots.
X Data Clock. Data clock for the X-side PCM interface; must be
synchronous with FSX.
X Frame Sync. 8kHz frame sync for the X-side PCM interface.
X Data Output. Updated on rising edge of CLKX during selected time slots.
Serial Data Clock. Used to write to the serial port registers.
Serial Data In. Data for on-board control registers; sampled on the rising
edge of SCLK. LSB sent first.
Chip Select. Must be low to write to the serial port.
Y Data Output. Updated on rising edge of CLKY during selected time slots.
Y Frame Sync. 8kHz frame sync for the Y-side PCM interface.
Y Data Clock. Data clock for the Y-side PCM interface; must be
synchronous with FSY.
Y Data In. Sampled on falling edge of CLKY during selected time slots.
Positive Supply. 5.0V (3.0V for DS2165QL)
3 of 17
for normal operation.
SS
to select the serial port; connect to V
DS2165Q
to
SS