DS2165-DS2165Q

Manufacturer Part NumberDS2165-DS2165Q
Description16/24/32kbps ADPCM Processor
ManufacturerDallas Semiconducotr
DS2165-DS2165Q datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
Page 9/17

Download datasheet (337Kb)Embed
PrevNext
HARDWARE MODE
The hardware mode is intended for applications that do not have an external controller available or do not
require the extended features offered by the serial port. Connecting the SPS pin to V
port, clears all internal register bits, and maps the IPD, U/
bits (Table 3). In the hardware mode, both the input and output time slots default to time slot 0.
Table 3. HARDWARE MODE
PIN
REGISTER LOCATION
#
NAME
6
A0
7
A1
(Channel X and Y)
8
A2
9
A3
10
A4
(Channel X and Y)
11
A5
22
SDI
23
CS
NOTES:
1) SCLK must be connected to V
2) When both channels are idled, power consumption is significantly reduced.
3) The NIL powers up within 800ms after either channel is returned to active from an idle state.
, and CP/
A
CP/
EX
(Channel X)
AS0/AS1/AS2
U/
A
(Channel X)
CP/
EX
(Channel Y)
AS0/AS1/AS2
U/
A
(Channel Y)
IPD
(Channel Y)
IPD
(Channel X)
when the hardware mode is selected.
SS
9 of 17
disables the serial
SS
bits for both channels to external
EX
FUNCTION
Channel X Coding Configuration
0 = Expand
1 = Compress
Algorithm Select (Table 4)
Channel X Data Format
0 = A-law
1 = m-law
Channel Y Coding Configuration
0 = Expand
1 = Compress
Algorithm Select (Table 4)
Channel Y Data Format
0 = A-law
1 = m-law
Channel Y Idle Select
0 = Channel Active
1 = Channel Idle
Channel X Idle Select
0 = Channel Active
1 = Channel Idle
DS2165Q