ISL54217_09 INTERSIL [Intersil Corporation], ISL54217_09 Datasheet

Page 1

Data Sheet USB 2.0 High-Speed x 2Channels/Stereo Audio Dual SP3T (Dual 3-to-1 Multiplexer) The Intersil ISL54217 is a single supply dual SP3T analog switch that operates from a single supply in the range of 2.7V to 4.6V. It was ...

Page 2

State Diagram USB2 10 11 Pinout (Note 1) 2D+ NOTE: 1. ISL54217 Switches Shown for C1 = Logic “1” and C0 = Logic “1”. R and L 50kΩ pull-down resistors and COM- and COM+ 1kΩ Shunts not ...

Page 3

Truth Table CURRENT CODE LAST CODE ALL SWITCHES OFF ...

Page 4

Absolute Maximum Ratings V to GND -0.3V to ...

Page 5

Electrical Specifications - 2.7V to 3.6V Supply PARAMETER ON-Resistance Mode (C0 = 1.4V 0.5V OFF Leakage Current D+(OFF D-(OFF) ON Leakage Current ...

Page 6

Electrical Specifications - 2.7V to 3.6V Supply PARAMETER 2D+/2D- OFF Capacitance 1MHz COMx = 0V (see Figure 5) 2D+OFF 2D-OFF COM ON Capacitance 1MHz, V COM-(ON ...

Page 7

Test Circuits and Waveforms V C0,C1 LOGIC 50% INPUT V C0,C1 t OFF SWITCH V INPUT INPUT V 90% SWITCH OUTPUT Logic input waveform is inverted for switches that have the opposite logic sense. FIGURE 1A. ADDRESS ...

Page 8

Test Circuits and Waveforms CTRL AUDIO OR USB IMPEDANCE ANALYZER COMx GND Repeat test for all switches. FIGURE 5. CAPACITANCE TEST CIRCUIT t ri 90% 50% 10% DIN+ t skew_i DIN- 90% 50% 10 90% 10% ...

Page 9

Test Circuits and Waveforms R LOAD Set Audio Analyzer for Peak Detection, 32 Samples/Sec, Aweighted Filter, Manual Range 1X/Y, Units to dBV Block Diagram USB HIGH-SPEED TRANSCEIVER #2 AUDIO CODEC USB HIGH-SPEED TRANSCEIVER #1 OR UART TRANSCEIVER Detailed Description The ...

Page 10

USB data channels into a single shared connector, thereby saving space and component cost. The Typical application block diagram of this functionality is previously shown. The ISL54217 contains two logic control pins (C1 and ...

Page 11

Logic Control Voltage Levels With VDD in the range of 2.7V to 3.6V the logic levels are: C1 Logic “0” (Low) when ≤ 0.5V or Floating. C1 Logic “1” (High) when ≥ 1.4V ALL SWITCHES OFF ...

Page 12

Any signals connected at the USB2 signal lines will momentarily get passed through to the COM outputs. Delay time between C1 and C0 must be < 100ns and should be controlled by logic control drivers with well behaved monotonic transitions ...

Page 13

Typical Performance Curves 60mA COM 3. -1.5 -0.5 0.5 1.5 V (V) COM FIGURE 12. AUDIO ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE ...

Page 14

Typical Performance Curves 3. 40mA COM +85° +25°C 6 -40° 0.05 0.10 0.15 0.20 0.25 V (V) COM FIGURE 18. USB ON-RESISTANCE vs SWITCH VOLTAGE vs TEMPERATURE 0.056 ...

Page 15

Typical Performance Curves 0. 32Ω LOAD 0.08 FREQ = 1kHz 0.07 DD 0.06 0.05 0.04 0.03 0.02 0. OUTPUT POWER (mW) FIGURE 24. THD+N vs OUTPUT POWER -60 -65 -70 ...

Page 16

Typical Performance Curves = 2. USB NEAR END MASK FIGURE 27. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH 16 ISL54217 T = +25°C, Unless Otherwise Specified (Continued) A TIME SCALE (0.2ns/DIV) FN6817.3 May 4, 2009 ...

Page 17

Typical Performance Curves = 2. FAR END MASK FIGURE 28. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH 17 ISL54217 T = +25°C, Unless Otherwise Specified (Continued) A TIME SCALE (0.2ns/DIV) FN6817.3 May 4, 2009 ...

Page 18

Typical Performance Curves FIGURE 29. EYE PATTERN: 12Mbps USB SIGNAL WITH USB SWITCHES IN THE SIGNAL PATH C1, C0 2V/DIV VDD/2 2V/DIV R 200mV/DIV IN R 50mV/DIV OUT TIME (s) 100ms/DIV FIGURE 30. 32Ω AC COUPLED CLICK/POP REDUCTION 18 ISL54217 ...

Page 19

Typical Performance Curves V 1V/DIV 1. 10mV/DIV OUT TIME (s) 200ms/DIV FIGURE 32. POWER-UP/POWER-DOWN CLICK AND POP TRANSIENT - 50Ω 0. ...

Page 20

Package Outline Drawing L12.3x3A 12 LEAD THIN QUAD FLAT NO LEAD PLASTIC PACKAGE Rev 0, 09/07 3.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( TYP ) TYPICAL RECOMMENDED LAND PATTERN 20 ISL54217 A B ...

Page 21

Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN INDEX AREA 0.10 C TOP VIEW 0. 0.05 C LEADS COPLANARITY SIDE VIEW (DATUM A) PIN # ...